

General Description

The MAX5150/MAX5151 low-power, serial, voltage-output, dual 13-bit digital-to-analog converters (DACs) consume only 500µA from a single +5V (MAX5150) or +3V (MAX5151) supply. These devices feature Rail-to-Rail® output swing and are available in a space-saving 16-pin QSOP package. To maximize the dynamic range, the DAC output amplifiers are configured with an internal gain of +2.

The 3-wire serial interface is SPI™/QSPI™ and Microwire™ compatible. Each DAC has a doublebuffered input organized as an input register followed by a DAC register, which allows the input and DAC registers to be updated independently or simultaneously with a 16-bit serial word. Additional features include programmable shutdown (2µA), hardware-shutdown lockout, a separate reference voltage input for each DAC that accepts AC and DC signals, and an activelow clear input (CL) that resets all registers and DACs to zero. These devices provide a programmable logic pin for added functionality, and a serial-data output pin for daisy-chaining.

Applications

Industrial Process Control Digital Offset and Gain Adjustment Motion Control

Remote Industrial Controls Microprocessor-Controlled Systems **Automatic Test** Equipment (ATE)

Features

- ♦ 13-Bit Dual DAC with Internal Gain of +2
- ♦ Rail-to-Rail Output Swing
- ♦ 16µs Settling Time
- ♦ Single-Supply Operation: +5V (MAX5150)

+3V (MAX5151)

♦ Low Quiescent Current: 500µA (normal operation)

2μA (shutdown mode)

- **♦** SPI/QSPI and Microwire Compatible
- ♦ Available in Space-Saving 16-Pin QSOP Package
- ♦ Power-On Reset Clears Registers and DACs to Zero
- ♦ Adjustable Output Offset


Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX5150ACPE	0°C to +70°C	16 Plastic DIP	±1/2
MAX5150BCPE	0°C to +70°C	16 Plastic DIP	±1
MAX5150ACEE	0°C to +70°C	16 QSOP	±1/2
MAX5150BCEE	0°C to +70°C	16 QSOP	±1
MAX5150BC/D	0°C to +70°C	Dice*	±1

Ordering Information continued at end of data sheet. *Dice are tested at $T_A = +25$ °C, DC parameters only.

Pin Configuration appears at end of data sheet.

Functional Diagram



Rail-to-Rail is a registered trademark of Nippon Motorola Ltd.

SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp.

NIXIN

Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800 For small orders, phone 408-737-7600 ext. 3468.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to AGND0.3V to +6V	Maximum Current into Any Pin±20mA
V _{DD} to DGND0.3V to +6V	Continuous Power Dissipation ($T_A = +70^{\circ}C$)
AGND to DGND±0.3V	Plastic DIP (derate 10.5mW/°C above +70°C)842mW
OSA, OSB to AGND(AGND - 4V) to (V _{DD} + 0.3V)	QSOP (derate 8.30mW/°C above +70°C)667mW
REF_, OUT_ to AGND0.3V to (V _{DD} + 0.3V)	CERDIP (derate 10.00mW/°C above +70°C)800mW
Digital Inputs (SCLK, DIN, CS, CL, PDL)	Operating Temperature Ranges
to DGND0.3V to +6V	MAX515C_E0°C to +70°C
Digital Outputs (DOUT, UPO)	MAX515E_ E40C° to +85°C
to DGND0.3V to (V _{DD} + 0.3V)	MAX515MJE55°C to +125°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—MAX5150

 $(V_{DD} = +5V \pm 10\%, V_{REFA} = V_{REFB} = 2.048V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_{AB} = +25^{\circ}C$ (OS_ tied to AGND for a gain of +2).)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
STATIC PERFORMANCE—AN	ALOG SECTI	ON		U:			ı
Resolution				13			Bits
Integral Nonlinearity	INL	(Note 1)	MAX5150A			±1/2	LSB
integral Northinearity	IINL	(Note 1)	MAX5150B			±1	LSD
Differential Nonlinearity	DNL	Guaranteed monotonic				±1	LSB
Offset Error	Vos	Code = 12				±6	mV
Offset Tempco	TCV _{OS}	Normalized to 2.048V			4		ppm/°C
Gain Error					-0.2	±3	mV
Gain-Error Tempco		Normalized to 2.048V			4		ppm/°C
V _{DD} Power-Supply Rejection Ratio	PSRR	$4.5V \le V_{DD} \le 5.5V$			20	260	μV/V
REFERENCE INPUT		I .		l e			
Reference Input Range	REF			0		V _{DD} - 1.4	V
Reference Input Resistance	R _{REF}	Minimum with code 15	55 hex	14	20		kΩ
MULTIPLYING-MODE PERFO	RMANCE			·			
Reference 3dB Bandwidth		Input code = 1FFF hey V _{REF} _ = 0.67Vp-p at 2			300		kHz
Reference Feedthrough		Input code = 0000 hex V _{REF} _ = (V _{DD} - 1.4V _P -			-82		dB
Signal-to-Noise plus Distortion Ratio	SINAD	Input code = 1FFF hex V _{REF} _ = 1Vp-p at 1.25			75		dB
DIGITAL INPUTS		1		l e			
Input High Voltage	V _{IH}	CL, PDL, CS, DIN, SC	LK	3.0			V
Input Low Voltage	V _{IL}	CL, PDL, CS, DIN, SC	LK			0.8	V
Input Hysteresis	V _H YS				200		mV
Input Leakage Current	I _{IN}	$V_{IN} = 0V \text{ to } V_{DD}$			0.001	±1	μΑ
Input Capacitance	CIN				8		pF

ELECTRICAL CHARACTERISTICS—MAX5150 (continued)

 $(V_{DD} = +5V \pm 10\%, V_{REFA} = V_{REFB} = 2.048V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_{A} = +25$ °C (OS_ tied to AGND for a gain of +2).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL OUTPUTS						I.
Output High Voltage	VoH	ISOURCE = 2mA	V _{DD} ₋ 0.5)		V
Output Low Voltage	V _{OL}	I _{SINK} = 2mA		0.13	0.4	V
DYNAMIC PERFORMANCE						
Voltage Output Slew Rate	SR			0.75		V/µs
Output Settling Time		To 1/2LSB of full-scale, V _{STEP} = 4V		16		μs
Output Voltage Swing		Rail-to-rail (Note 2)		0 to V _{DD}		V
OSA or OSB Input Resistance	Ros		24	34		kΩ
Time Required to Exit Shutdown				25		μs
Digital Feedthrough		$\overline{\text{CS}} = \text{V}_{\text{DD}}, \text{f}_{\text{DIN}} = 100 \text{kHz}, \text{V}_{\text{SCLK}} = 5 \text{Vp-p}$		5		nV-s
Digital Crosstalk				5		nV-s
POWER SUPPLIES						
Positive Supply Voltage	V _{DD}		4.5		5.5	V
Power-Supply Current	I _{DD}	(Note 3)		0.5	0.65	mA
Power-Supply Current in Shutdown	I _{DD} (SHDN)	(Note 3)		2	10	μΑ
Reference Current in Shutdown				0	±1	μΑ
TIMING CHARACTERISTICS						
SCLK Clock Period	tcp		100			ns
SCLK Pulse Width High	t _{CH}		40			ns
SCLK Pulse Width Low	t _{CL}		40			ns
CS Fall to SCLK Rise Setup Time	tcss		40			ns
SCLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tcsh		0			ns
SDI Setup Time	t _{DS}		40			ns
SDI Hold Time	tDH		0			ns
SCLK Rise to DOUT Valid Propagation Delay	t _{DO1}	C _{LOAD} = 200pF			80	ns
SCLK Fall to DOUT Valid Propagation Delay	t _{DO2}	C _{LOAD} = 200pF			80	ns
SCLK Rise to CS Fall Delay	t _{CS0}		10			ns
CS Rise to SCLK Rise Hold	t _{CS1}		40			ns
CS Pulse Width High	t _{CSW}		100			ns

Note 1: Accuracy is specified from code 12 to code 8191.

Note 2: Accuracy is better than 1LSB for V_{OUT} greater than 6mV and less than V_{DD} - 50mV. Guaranteed by PSRR test at the end points.

Note 3: Digital inputs are set to either V_{DD} or DGND, code = 0000 hex, $R_L = \infty$.



ELECTRICAL CHARACTERISTICS—MAX5151

 $(V_{DD}$ = +2.7V to +3.6V, V_{REFA} = V_{REFB} = 1.25V, R_{L} = 10k Ω , C_{L} = 100pF, T_{A} = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_{A} = +25°C (OS_ pins tied to AGND for a gain of +2).)

PARAMETER	SYMBOL	C	CONDITIONS		TYP	MAX	UNITS
STATIC PERFORMANCE—AN	ALOG						
Resolution				13			Bits
		(1)	MAX5151A			±1	
Integral Nonlinearity	INL	(Note 4)	MAX5151B			±2	LSB
Differential Nonlinearity	DNL	Guaranteed mon	otonic			±1	LSB
Offset Error	Vos	Code = 20				±6	mV
Offset Tempco	TCV _{OS}	Normalized to 1.2	25V		6.5		ppm/°C
Gain Error					-0.2	±5	mV
Gain-Error Tempco		Normalized to 1.2	25V		6.5		ppm/°C
V _{DD} Power-Supply Rejection Ratio	PSRR	2.7V ≤ V _{DD} ≤ 3.6	V		40	320	μV/V
REFERENCE INPUT (VREF)							
Reference Input Range	REF			0		V _{DD} - 1.4	V
Reference Input Resistance	R _{REF}	Minimum with co	de 1555 hex	14	20		kΩ
MULTIPLYING-MODE PERFOR	RMANCE	I					
Reference 3dB Bandwidth		Input code = 1FF V _{REF} _ = 0.67Vp- ₁			300		kHz
Reference Feedthrough			Input code = 0000 hex, V _{REF} _ = (V _{DD} - 1.4)Vp-p at 1kHz		-82		dB
Signal-to-Noise plus Distortion Ratio	SINAD	1	Input code = 1FFF hex, V _{REF} _ = 1Vp-p at 1V _{DC} , f = 15kHz		73		dB
DIGITAL INPUTS		I					
Input High Voltage	VIH	CL, PDL, CS, DIN	I, SCLK	2.2			V
Input Low Voltage	VIL	CL, PDL, CS, DIN	I, SCLK			0.8	V
Input Hysteresis	VHYS				200		mV
Input Leakage Current	IIN	$V_{IN} = 0V \text{ to } V_{DD}$			0	±1	μΑ
Input Capacitance	CIN				8		pF
DIGITAL OUTPUTS							
Output High Voltage	VOH	Isource = 2mA		V _{DD} - 0.5)		V
Output Low Voltage	VOL	$I_{SINK} = 2mA$			0.13	0.4	V
DYNAMIC PERFORMANCE				·			
Voltage Output Slew Rate	SR				0.75		V/µs
Output Settling Time		To 1/2LSB of full-	scale, V _{STEP} = 2.5V		16		μs
Output Voltage Swing		Rail-to-rail (Note 5)			0 to V _D	D	V
OSA or OSB Input Resistance	Ros				34		kΩ
Time Required for Valid Operation after Shutdown					25		μs
Digital Feedthrough		CS = V _{DD} , f _{DIN} =	100kHz, VSCLK = 3Vp-p		5		nV-s
Digital Crosstalk			· · ·		5		nV-s

4 ______ /I/XI/VI

ELECTRICAL CHARACTERISTICS—MAX5151 (continued)

 $(V_{DD} = +2.7V \text{ to } +3.6V, V_{REFA} = V_{REFB} = 1.25V, R_{L} = 10k\Omega, C_{L} = 100pF, T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_{A} = +25^{\circ}\text{C} \text{ (OS_pins tied to AGND for a gain of } +2).)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES	•		'			
Positive Supply Voltage	V _{DD}		2.7		3.6	V
Power-Supply Current	I _{DD}	(Note 6)		0.45	0.6	mA
Power-Supply Current in Shutdown	IDD (SHDN)	(Note 6)		1	8	μA
Reference Current in Shutdown				0	±1	μΑ
TIMING CHARACTERISTICS	•					
SCLK Clock Period	tcp		100			ns
SCLK Pulse Width High	tсн		40			ns
SCLK Pulse Width Low	t _{CL}		40			ns
CS Fall to SCLK Rise Setup Time	tcss		40			ns
SCLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tcsh		0			ns
SDI Setup Time	t _{DS}		50			ns
SDI Hold Time	t _{DH}		0			ns
SCLK Rise to DOUT Valid Propagation Delay	t _{DO1}	C _{LOAD} = 200pF			120	ns
SCLK Fall to DOUT Valid Propagation Delay	t _{DO2}	C _{LOAD} = 200pF			120	ns
SCLK Rise to CS Fall Delay	t _{CS0}		10			ns
CS Rise to SCLK Rise Hold	t _{CS1}		40			ns
CS Pulse Width High	tcsw		100			ns

Note 4: Accuracy is specified from code 20 to code 8191.


Note 5: Accuracy is better than 1LSB for V_{OUT} greater than 6mV and less than V_{DD} - 80mV. Guaranteed by PSRR test at the end

Note 6: Digital inputs are set to either V_{DD} or DGND, code = 0000 hex, $R_L = \infty$.




_Typical Operating Characteristics

 $(V_{DD} = +5V, R_L = 10k\Omega, C_L = 100pF, OS_pins tied to AGND, unless otherwise noted.)$



Typical Operating Characteristics (continued)

 $(V_{DD} = +3V, R_L = 10k\Omega, C_L = 100pF, OS_pins tied to AGND, unless otherwise noted.)$




MIXIM

Typical Operating Characteristics (continued)

 $(V_{DD} = +5V \text{ (MAX5150)}, V_{DD} = +3V \text{ (MAX5151)}, R_L = 10k\Omega, C_L = 100pF, OS_pins tied to AGND, unless otherwise noted.)$


MAX5150/MAX5151

SUPPLY CURRENT vs. SUPPLY VOLTAGE 0.65 0.60 CODE = 1FFF HEX 0.50 0.45 0.40 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 SUPPLY VOLTAGE (V)




TRANSITION FROM 1000 HEX TO 0FFF HEX

MAX5150 Analog Crosstalk



 $V_{REF} = 2.048V$, GAIN = +2, CODE = 1FFF HEX

MAX5150



8 ______ *NIXIN*I

Pin Description

PIN	NAME	FUNCTION	
1	AGND	Analog Ground	
2	OUTA	DAC A Output Voltage	
3	OSA	DAC A Offset Adjustment	
4	REFA	Reference for DAC A	
5	CL	Clears all DACs and registers (resets to 0).	
6	CS	Chip-Select Input	
7	DIN	Serial-Data Input	
8	SCLK	Serial-Register Clock Input	
9	DGND	Digital Ground	
10	DOUT	Serial-Data Output	
11	UPO	User-Programmable Output	
12	PDL	Power-Down Lockout. The device cannot be powered down when \overline{PDL} is low.	
13	REFB	Reference for DAC B	
14	OSB	DAC B Offset Adjustment	
15	OUTB	DAC B Output Voltage	
16	V _{DD}	Positive Power Supply	

Detailed Description

The MAX5150/MAX5151 dual, 13-bit, voltage-output DACs are easily configured with a 3-wire serial interface. These devices include a 16-bit data-in/data-out shift register, and each DAC has a double-buffered input composed of an input register and a DAC register (see *Functional Diagram*). In addition, trimmed internal resistors produce an internal gain of +2 that maximizes output voltage swing. The amplifier's offset-adjust pin allows for a DC shift in the DAC's output.

Both DACs use an inverted R-2R ladder network that produces a weighted voltage proportional to the input voltage value. Each DAC has its own reference input to facilitate independent full-scale values. Figure 1 depicts a simplified circuit diagram of one of the two DACs.

Reference Inputs

The reference inputs accept both AC and DC values with a voltage range extending from 0V to $(V_{DD} - 1.4V)$. Determine the output voltage using the following equation $(OS_{-} = AGND)$:




Figure 1. Simplified DAC Circuit Diagram

Vout = (VREF x NB / 8192) x 2

where NB is the numeric value of the DAC's binary input code (0 to 8191) and VREF is the reference voltage.

The reference input impedance ranges from $14k\Omega$ (1555 hex) to several giga ohms (with an input code of 0000 hex). The reference input capacitance is code dependent and typically ranges from 15pF with an input code of all zeros to 50pF with an input code of all ones.

Output Amplifier

The output amplifiers on the MAX5150/MAX5151 have internal resistors that provide for a gain of +2 when OS_ is connected to AGND. These resistors are trimmed to minimize gain error. The output amplifiers have a typical slew rate of 0.75V/ μ s and settle to 1/2LSB within 16 μ s, with a load of 10k Ω in parallel with 100pF. Loads less than 2k Ω degrade performance.

The OS_ pin can be used to produce an adjustable offset voltage at the output. For instance, to achieve a 1V offset, apply -1V to the OS_ pin to produce an output range from 1V to (1V + VREF x 2). Note that the DAC's output range is still limited by the maximum output voltage specification.

Power-Down Mode

The MAX5150/MAX5151 feature a software-programmable shutdown mode that reduces the typical supply current to 2µA. The two DACs can be shutdown independently, or simultaneously using the appropriate programming command. Enter shutdown mode by writing the appropriate input-control word (Table 1). In shutdown mode, the reference inputs and amplifier out-

Table 1. Serial-Interface Programming Commands

	16-BIT SERIAL WORD			
Α0	C 1	C0	D12D0 (MSB) (LSB)	FUNCTION
0	0	1	13-bit DAC data	Load input register A; DAC registers are unchanged.
1	0	1	13-bit DAC data	Load input register B; DAC registers are unchanged.
0	1	0	13-bit DAC data	Load input register A; all DAC registers are updated.
1	1	0	13-bit DAC data	Load input register B; all DAC registers are updated.
0	1	1	13-bit DAC data	Load all DAC registers from the shift register (start up both DACs with new data.).
1	0	0	xxxxxxxxxxx	Update both DAC registers from their respective input registers (start up both DACs with data previously stored in the input registers).
1	1	1	xxxxxxxxxxx	Shut down both DACs (provided PDL = 1).
0	0	0	0 0 1 x xxxxxxxxx	Update DAC register A from input register A (start up DAC A with data previously stored in input register A).
0	0	0	1 0 1 x xxxxxxxxx	Update DAC register B from input register B (start up DAC B with data previously stored in input register B).
0	0	0	1 1 0 x xxxxxxxxx	Shut down DAC A (provided PDL = 1).
0	0	0	1 1 1 x xxxxxxxxx	Shut down DAC B (provided PDL = 1).
0	0	0	0 1 0 x xxxxxxxxx	UPO goes low (default).
0	0	0	0 1 1 x xxxxxxxxx	UPO goes high.
0	0	0	1 0 0 1 xxxxxxxxx	Mode 1, DOUT clocked out on SCLK's rising edge.
0	0	0	1 0 0 0 xxxxxxxxx	Mode 0, DOUT clocked out on SCLK's falling edge (default).
0	0	0	0 0 0 x xxxxxxxxx	No operation (NOP).

x = Don't care

Note: When A0, C1, and C0 = 0, then D12, D11, D10, and D9 become control bits.




Figure 2. Connections for Microwire

puts become high impedance, and the serial interface remains active. Data in the input registers is saved, allowing the MAX5150/MAX5151 to recall the output state prior to entering shutdown when returning to normal mode. Exit shutdown by recalling the previous condition or by updating the DAC with new information. When returning to normal operation (exiting shutdown), wait 20µs for output stabilization.

Serial Interface

The MAX5150/MAX5151 3-wire serial interface is compatible with both Microwire (Figure 2) and SPI/QSPI (Figure 3) serial-interface standards. The 16-bit serial input word consists of an address bit, two control bits, and 13 bits of data (MSB to LSB) as shown in Figure 4.




Figure 3. Connections for SPI/QSPI




Figure 4. Serial-Data Format

The address and control bits determine the MAX5150/MAX5151's response, as outlined in Table 1.

The MAX5150/MAX5151's digital inputs are double buffered, which allows any of the following: loading the input register(s) without updating the DAC register(s), updating the DAC register(s) from the input register(s), or updating the input and DAC registers concurrently. The address and control bits allow the DACs to act independently.

The 16-bit data can be sent as two 8-bit packets (SPI, Microwire), with $\overline{\text{CS}}$ low during this period. The address and control bits determine which register will be updated, and the state of the registers when exiting shutdown. The 3-bit address/control determines the following:

- registers to be updated
- clock edge on which data is to be clocked out via the serial-data output (DOUT)
- · state of the user-programmable logic output
- · configuration of the device after shutdown.

The general timing diagram of Figure 5 illustrates how data is acquired. Driving \overline{CS} low enables the device to receive data. Otherwise, the interface control circuitry is disabled. With \overline{CS} low, data at DIN is clocked into the register on the rising edge of SCLK. As \overline{CS} goes high, data is latched into the input and/or DAC registers depending on the address and control bits. The maximum clock frequency guaranteed for proper operation is 10MHz. Figure 6 depicts a more detailed timing diagram of the serial interface.




Figure 5. Serial-Interface Timing Diagram






Figure 6. Detailed Serial-Interface Timing Diagram




Figure 7. Daisy Chaining MAX5150/MAX5151s




Figure 8. Multiple MAX5150/MAX5151s Sharing a Common DIN Line

12 ______ **/\/**./\/

Table 2. Unipolar Code Table (Gain = +2)

DAC MSB	CONTE	NTS LSB	ANALOG OUTPUT
11111	1111	1111	$+V_{REF}\left(\frac{8191}{8192}\right) \times 2$
10000	0000	0001	$+V_{REF}\left(\frac{4097}{8192}\right) \times 2$
10000	0000	0000	$+V_{REF}\left(\frac{4096}{8192}\right) \times 2 = V_{REF}$
01111	1111	1111	$+V_{REF}\left(\frac{4095}{8192}\right) \times 2$
00000	0000	0001	$+V_{REF}\left(\frac{1}{8192}\right) \times 2$
00000	0000	0000	OV

Serial-Data Output

The serial-data output, DOUT, is the internal shift register's output. DOUT allows for daisy chaining of devices and data readback. The MAX5150/MAX5151 can be programmed to shift data out of DOUT on SCLK's falling edge (Mode 0) or on the rising edge (Mode 1). Mode 0 provides a lag of 16 clock cycles, which maintains compatibility with SPI/QSPI and Microwire interfaces. In Mode 1, the output data lags 15.5 clock cycles. On power-up, the device defaults to Mode 0.

User-Programmable Logic Output (UPO)

UPO allows an external device to be controlled through the serial interface (Table 1), thereby reducing the number of microcontroller I/O pins required.

Power-Down Lockout Input (PDL)

The power-down lockout pin (PDL) disables software shutdown when low. When in shutdown, transitioning PDL from high to low wakes up the part with the output set to the state prior to shutdown. PDL can also be used to asynchronously wake up the device.

Daisy Chaining Devices

Any number of MAX5150/MAX5151s can be daisy chained by connecting the DOUT pin of one device to the DIN pin of the following device in the chain (Figure 7).

Since the MAX5150/MAX5151's DOUT pin has an internal active pull-up, the DOUT sink/source capability determines the time required to discharge/charge a capacitive load. Refer to the serial-data-out V_{OH} and V_{OL} specifications in the *Electrical Characteristics*.




Figure 9. Unipolar Output Circuit (Rail-to-Rail)




Figure 10. Setting OS_ for Output Offset

Figure 8 shows an alternate method of connecting several MAX5150/MAX5151s. In this configuration, the data bus is common to all devices; data is not shifted through a daisy chain. More I/O lines are required in this configuration because a dedicated chip-select input $\overline{(\text{CS})}$ is required for each IC.

_Applications Information

Unipolar Output

Figure 9 shows the MAX5150/MAX5151 configured for unipolar, rail-to-rail operation with a gain of ± 2 . The MAX5150 can produce a 0V to ± 4.096 V output with 2.048V reference (Figure 9), while the MAX5151 can produce a range of 0V to 2.5V with a 1.25V reference. Table 2 lists the unipolar output codes. An offset to the output can be achieved by connecting a voltage to OS_, as shown in Figure 10. By applying VoS_ = ± 1 V, the output values will range between 1V and (1V + VREF x 2).

Table 3. Bipolar Code Table

DAC MSB	CONTE	NTS LSB	ANALOG OUTPUT
11111	1111	1111	$+V_{REF}\left(\frac{4095}{4096}\right)$
10000	0000	0001	$+V_{REF}\left(\frac{1}{4096}\right)$
10000	0000	0000	OV
01111	1111	1111	$-V_{REF}\left(\frac{1}{4096}\right)$
00000	0000	0001	$-V_{REF}\left(\frac{4095}{4096}\right)$
00000	0000	0000	$-V_{REF}\left(\frac{4096}{4096}\right) = -V_{REF}$




Figure 11. Bipolar Output Circuit

Bipolar Output

The MAX5150/MAX5151 can be configured for a bipolar output, as shown in Figure 11. The output voltage is given by the equation (OS_ = AGND):

$$V_{OUT} = V_{REF} [((2 \times NB) / 8192) - 1]$$

where NB represents the numeric value of the DAC's binary input code. Table 3 shows digital codes and the corresponding output voltage for Figure 11's circuit.

Using an AC Reference

In applications where the reference has an AC signal component, the MAX5150/MAX5151 have multiplying capabilities within the reference input voltage range specifications. Figure 12 shows a technique for applying a sinusoidal input to REF_, where the AC signal is offset before being applied to REF.




Figure 12. AC Reference Input Circuit




Figure 13. Digital Calibration

Harmonic Distortion and Noise

The total harmonic distortion plus noise (THD+N) is typically less than -78dB at full scale with a 1Vp-p input swing at 5kHz. The typical -3dB frequency is 300kHz for both devices, as shown in the *Typical Operating Characteristics*.

Digital Calibration and Threshold Selection

Figure 13 shows the MAX5150/MAX5151 in a digital calibration application. With a bright light value applied to the photodiode (on), the DAC is digitally ramped until it trips the comparator. The microprocessor stores this "high" calibration value. Repeat the process with a dim light (off) to obtain the dark current calibration.




Figure 14. Digital Control of Gain and Offset

The microprocessor then programs the DAC to set an output voltage at the midpoint of the two calibrated values. Applications include tachometers, motion sensing, automatic readers, and liquid clarity analysis.

Digital Control of Gain and Offset

The two DACs can be used to control the offset and gain for curve-fitting nonlinear functions, such as transducer linearization or analog compression/expansion applications. The input signal is used as the reference for the gain-adjust DAC, whose output is summed with the output from the offset-adjust DAC. The relative weight of each DAC output is adjusted by R1, R2, R3, and R4 (Figure 14).


Power-Supply Considerations

On power-up, the input and DAC registers clear (set to zero code). For rated performance, V_{REF} should be at least 1.4V below V_{DD} . Bypass the power supply with a 4.7 μ F capacitor in parallel with a 0.1 μ F capacitor to AGND. Minimize lead lengths to reduce lead inductance.

Grounding and Layout Considerations

Digital and AC transient signals on AGND can create noise at the output. Connect AGND to the highest quality ground available. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane. Carefully lay out the traces between channels to reduce AC cross-coupling and crosstalk. Wire-wrapped boards and sockets are not recommended. If noise becomes an issue, shielding may be required.

Pin Configuration



Chip Information


TRANSISTOR COUNT: 3053
SUBSTRATE CONNECTED TO AGND

_Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX5150AEPE	-40°C to +85°C	16 Plastic DIP	±1/2
MAX5150BEPE	-40°C to +85°C	16 Plastic DIP	±1
MAX5150AEEE	-40°C to +85°C	16 QSOP	±1/2
MAX5150BEEE	-40°C to +85°C	16 QSOP	±1
MAX5150BMJE	-55°C to +125°C	16 CERDIP**	±1
MAX5151ACPE	0°C to +70°C	16 Plastic DIP	±1
MAX5151BCPE	0°C to +70°C	16 Plastic DIP	±2
MAX5151ACEE	0°C to +70°C	16 QSOP	±1
MAX5151BCEE	0°C to +70°C	16 QSOP	±2
MAX5151BC/D	0°C to +70°C	Dice*	±1
MAX5151AEPE	-40°C to +85°C	16 Plastic DIP	±1
MAX5151BEPE	-40°C to +85°C	16 Plastic DIP	±2
MAX5151AEEE	-40°C to +85°C	16 QSOP	±1
MAX5151BEEE	-40°C to +85°C	16 QSOP	±2
MAX5151BMJE	-55°C to +125°C	16 CERDIP**	±2

^{*}Dice are tested at $T_A = +25$ °C, DC parameters only.

_Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 _____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1997 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.

^{**}Contact factory for availability.