## Low-Power, 16-Bit Analog-to-Digital Converters with Parallel Interface


#### Abstract

General Description The MAX1165/MAX1166 16-bit, low-power, successiveapproximation analog-to-digital converters (ADCs) feature automatic power-down, factory-trimmed internal clock, and a 16-bit wide (MAX1165) or byte wide (MAX1166) parallel interface. The devices operate from a single +4.75 V to +5.25 V analog supply and $\mathrm{a}+2.7 \mathrm{~V}$ to +5.25 V digital supply. The MAX1165/MAX1166 use an internal 4.096V reference or an external reference. The MAX1165/MAX1166 consume only 1.8 mA at a sampling rate of 165 ksps with external reference and 2.7 mA with internal reference. AutoShutdown ${ }^{\top}$ reduces supply current to 0.1 mA at 10ksps. The MAX1165/MAX1166 are ideal for high-performance, battery-powered, data-acquisition applications. Excellent dynamic performance and low power consumption in a small package make the MAX1165/ MAX1166 ideal for circuits with demanding power consumption and space requirements. The 16-bit wide MAX1165 is available in a 28-pin TSSOP package and the byte wide MAX1166 is available in a 20-pin TSSOP package. Both devices are available in either the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ commercial, or the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range.


AutoShutdown is a trademark of Maxim Integrated Products, Inc.

## Applications

Temperature Sensor/Monitor
Industrial Process Control
I/O Boards
Data-Acquisition Systems
Cable/Harness Tester
Accelerometer Measurements
Digital Signal Processing

Pin Configurations and Functional Diagram appear at end of data sheet.

Features
16-Bit Wide (MAX1165) and Byte Wide (MAX1166)
Parallel Interface
High Speed: 165ksps Sample Rate
Accurate: $\pm 2.5$ LSB INL, 16 Bit No Missing Codes
4.096V, 25ppm/̊C Internal Reference
External Reference Range: +3.8V to +5.25V
Single +4.75V to +5.25V Analog Supply Voltage
+2.7V to +5.25V Digital Supply Voltage
1.8mA (External Reference)
2.7mA (Internal Reference)
0.1~A (10ksps, External Reference)
Small Footprint
28-Pin TSSOP Package (16-Bit Wide)
20-Pin TSSOP Package (Byte Wide)

Ordering Information

| PART | TEMP RANGE | PIN- <br> PACKAGE | INL |
| :--- | :---: | :--- | :---: |
| MAX1165ACUI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 TSSOP | $\pm 2$ |
| MAX1165BCUI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 TSSOP | $\pm 2$ |
| MAX1165CCUI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 TSSOP | $\pm 4$ |
| MAX1165AEUI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TSSOP | $\pm 2.5$ |
| MAX1165BEUI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TSSOP | $\pm 2.5$ |
| MAX1165CEUI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TSSOP | $\pm 4$ |

Ordering Information continued at end of data sheet.

Typical Operating Circuit


## Low-Power, 16-Bit Analog-to-Digital Converter with Parallel Interface

## ABSOLUTE MAXIMUM RATINGS

| AVDD to AGND | -0.3V to +6V |
| :---: | :---: |
| DV ${ }_{\text {D }}$ to DGND | -0.3 V to ( AV DD +0.3 V ) |
| AGND to DGND. | -0.3V to +0.3V |
| AIN, REF, REFADJ to AGND | .-0.3V to (AVDD +0.3 V ) |
| $\overline{\mathrm{CS}}, \mathrm{HBEN}, \mathrm{R} / \overline{\mathrm{C}}, \mathrm{RESET}$ to DGND | ...........-0.3V to +6V |
| Digital Output (D15-D0, $\overline{\mathrm{EOC}}$ ) to DGND | .-0.3V to (DVDD + 0.3V) |
| Maximum Continuous Current | n ..................... 50 mA |


|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(A V_{D D}=D V_{D D}=+5 \mathrm{~V}\right.$, external reference $=+4.096 \mathrm{~V}, \mathrm{C}_{\text {REF }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {REFADJ }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


## Low-Power, 16-Bit Analog-to-Digital Converter with Parallel Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=V_{D D}=+5 \mathrm{~V}\right.$, external reference $=+4.096 \mathrm{~V}, C_{R E F}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {REFADJ }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $T_{\mathrm{MAX}}$, unless otherwise noted . Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signal-to-Noise Ratio | SNR |  | 87 | 90 |  | dB |
| Total Harmonic Distortion | THD |  |  | -102 | -90 | dB |
| Spurious-Free Dynamic Range | SFDR |  | 91 | 105 |  | dB |
| Full-Power Bandwidth |  | -3dB point |  | 4 |  | MHz |
| Full-Linear Bandwidth |  | SINAD > 81dB |  | 33 |  | kHz |
| CONVERSION RATE |  |  |  |  |  |  |
| Sample Rate | fSAMPLE |  |  |  | 165 | ksps |
| Aperture Delay |  |  |  | 27 |  | ns |
| Aperture Jitter |  |  |  | <100 |  | ps |
| ANALOG INPUT |  |  |  |  |  |  |
| Input Range | VAIN |  | 0 |  | VREF | V |
| Input Capacitance | CAIN |  |  | 40 |  | pF |
| INTERNAL REFERENCE |  |  |  |  |  |  |
| REF Output Voltage | VREF |  | 4.054 | 4.096 | 4.136 | V |
| REF Output Tempco | TCREF |  |  | $\pm 25$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| REF Short-Circuit Current | Irefsc |  |  | $\pm 10$ |  | mA |
| Capacitive Bypass at REFADJ | Crefadj |  | 0.1 |  |  | $\mu \mathrm{F}$ |
| Capacitive Bypass at REF | CreF |  | 1 |  |  | $\mu \mathrm{F}$ |
| REFADJ Input Leakage Current | IREFADJ |  |  | 20 |  | $\mu \mathrm{A}$ |
| EXTERNAL REFERENCE |  |  |  |  |  |  |
| REFADJ Buffer Disable Threshold |  | To power down the internal reference | $\begin{gathered} \mathrm{A} \mathrm{~V}_{\mathrm{DD}}- \\ 0.4 \end{gathered}$ |  | $\begin{gathered} \mathrm{AV} \mathrm{DD} \\ 0.1 \end{gathered}$ | V |
| REF Input Voltage Range |  | Internal reference disabled (Note 3) | 3.8 |  | $\begin{gathered} \hline \mathrm{AV} \mathrm{DD}- \\ 0.2 \end{gathered}$ | V |
| REF Input Current | IREF | $\mathrm{V}_{\text {REF }}=+4.096 \mathrm{~V}$, fSAMPLE $=165 \mathrm{ksps}$ |  | 14 | 25 | $\mu \mathrm{A}$ |
|  |  | Shutdown mode |  | $\pm 0.1$ |  |  |
| DIGITAL INPUTS/OUTPUTS |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $\begin{aligned} & \hline 0.7 \times \\ & D V_{D D} \\ & \hline \end{aligned}$ |  |  | V |
| Input Low Voltage | VIL |  |  |  | $\begin{aligned} & 0.3 \times \\ & D V_{D D} \end{aligned}$ | V |
| Input Leakage Current | IIN | $\mathrm{V}_{\mathrm{IH}}=0$ or DV${ }_{\text {DD }}$ |  | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Hysteresis | VHYST |  |  | 0.1 |  | V |
| Input Capacitance | CIN |  |  | 15 |  | pF |
| Output High Voltage | VOH | $\begin{aligned} & \text { ISOURCE }=0.5 \mathrm{~mA}, \mathrm{D} \mathrm{~V}_{\mathrm{DD}}=+2.7 \mathrm{~V} \text { to }+5.25 \mathrm{~V}, \\ & \mathrm{AV} \text { DD }=+5.25 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \hline \text { DVDD - } \\ 0.4 \end{gathered}$ |  |  | V |
| Output Low Voltage | VoL | $\begin{aligned} & \text { ISINK }=1.6 \mathrm{~mA}, \mathrm{DV} \text { DD }=+2.7 \mathrm{~V} \text { to }+5.25 \mathrm{~V}, \\ & \mathrm{AV} \text { DD }=+5.25 \mathrm{~V} \end{aligned}$ |  |  | 0.4 | V |
| Three-State Leakage Current | Ioz | D0-D15 |  | $\pm 0.1$ | $\pm 10$ | $\mu \mathrm{A}$ |

## Low-Power, 16-Bit Analog-to-Digital Converter with Parallel Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=D_{D D}=+5 \mathrm{~V}\right.$, external reference $=+4.096 \mathrm{~V}, C_{R E F}=4.7 \mu F, C_{\text {REFADJ }}=0.1 \mu F, T_{A}=T_{M I N}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Three-State Output Capacitance | Coz |  |  |  | 15 |  | pF |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |
| Analog Supply Voltage | AVDD |  |  | 4.75 |  | 5.25 | V |
| Digital Supply | DVDD |  |  | 2.7 |  | $\mathrm{AV}_{\mathrm{DD}}$ | V |
| Analog Supply Current | IAVDD | Internal reference | 165ksps |  | 3.2 | 3.6 | mA |
|  |  |  | 100ksps |  | 2.6 |  |  |
|  |  |  | 10ksps |  | 1.9 |  |  |
|  |  |  | 1ksps |  | 1.8 |  |  |
|  |  | External reference | 165ksps |  | 2.4 | 2.8 |  |
|  |  |  | 100ksps |  | 1.8 |  |  |
|  |  |  | 10ksps |  | 0.8 |  |  |
|  |  |  | 1ksps |  | 0.08 |  |  |
| Digital Supply Current | IDVDD | D0-D15 = all zeros | 165ksps |  | 0.5 | 0.7 | mA |
|  |  |  | 100ksps |  | 0.3 |  |  |
|  |  |  | 10ksps |  | 0.03 |  |  |
|  |  |  | 1ksps |  | 0.003 |  |  |
| Shutdown Supply Current | ISHDN | Full power-down | IAVDD |  | 0.5 | 5 | $\mu \mathrm{A}$ |
|  |  |  | IDVDD |  | 0.5 | 6 |  |
|  |  | REF and REF buffer enabled (standby mode) | IAVDD |  | 1.0 | 1.2 | mA |
|  |  |  | IDVDD (Note 4) |  | 0.5 | 5 | $\mu \mathrm{A}$ |
| Power-Supply Rejection Ratio | PSRR | $\mathrm{AV} \mathrm{VD}=+5 \mathrm{~V} \pm 5 \%$, full-scale input (Note 5) |  | 68 |  |  | dB |

## TIMING CHARACTERISTICS (Figures 1 and 2)

$\left(A V_{D D}=+4.75 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to AV DD, external reference $=+4.096 \mathrm{~V}, \mathrm{C}_{\text {REF }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {REFADJ }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{LOAD}}=20 \mathrm{pF}$, $\mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Acquisition Time | tACQ |  | 1.1 |  | $\mu \mathrm{s}$ |
| Conversion Time | tconv |  |  | 4.7 |  |
| $\overline{\mathrm{CS}}$ Pulse Width High | tCSH | (Note 6) | 40 |  | ns |
| $\overline{\text { CS }}$ Pulse Width Low (Note 6) | tCSL | V ${ }_{\text {DVDD }}=4.75 \mathrm{~V}$ to 5.25 V | 40 |  | ns |
|  |  | V ${ }_{\text {DVDD }}=2.7 \mathrm{~V}$ to 5.25 V | 60 |  |  |
| R/ $\overline{\mathrm{C}}$ to $\overline{\mathrm{CS}}$ Fall Setup Time | tDS |  | 0 |  | ns |
| R/C to $\overline{\mathrm{CS}}$ Fall Hold Time | tDH | $\mathrm{V}_{\text {DVDD }}=4.75 \mathrm{~V}$ to 5.25 V | 40 |  | ns |
|  |  | $\mathrm{V}_{\text {DVDD }}=2.7 \mathrm{~V}$ to 5.25 V | 60 |  |  |
| $\overline{\mathrm{CS}}$ to Output Data Valid | too | $\mathrm{V}_{\text {DVDD }}=4.75 \mathrm{~V}$ to 5.25 V |  | 40 | ns |
|  |  | V ${ }_{\text {DVDD }}=2.7 \mathrm{~V}$ to 5.25 V |  | 80 |  |
| HBEN Transition to Output Data Valid (MAX1166 Only) | tDO1 | $\mathrm{V}_{\text {DVDD }}=4.75 \mathrm{~V}$ to 5.25 V |  | 40 | ns |
|  |  | V ${ }_{\text {DVDD }}=2.7 \mathrm{~V}$ to 5.25 V |  | 80 |  |
| $\overline{\text { EOC Fall to } \overline{\mathrm{CS}} \text { Fall }}$ | tDV |  | 0 |  | ns |

## Low-Power, 16-Bit Analog-to-Digital Converter with Parallel Interface

## TIMING CHARACTERISTICS (Figures 1 and 2) (continued)

$\left(A V_{D D}=+4.75 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to AV DD, external reference $=+4.096 \mathrm{~V}, \mathrm{C}_{\text {REF }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {REFADJ }}=0.1 \mu \mathrm{~F}, \mathrm{CLOAD}=20 \mathrm{pF}$, $T_{A}=T_{\text {Min }}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ Rise to $\overline{\mathrm{EOC}}$ Rise | teoc | $\mathrm{V}_{\text {DVDD }}=4.75 \mathrm{~V}$ to 5.25 V |  | 40 | ns |
|  |  | $\mathrm{V}_{\text {DVDD }}=2.7 \mathrm{~V}$ to 5.25 V |  | 80 |  |
| Bus Relinquish Time (Note 6) | tBR | $\mathrm{V}_{\text {DVDD }}=4.75 \mathrm{~V}$ to 5.25 V |  | 40 | ns |
|  |  | V ${ }_{\text {DVDD }}=2.7 \mathrm{~V}$ to 5.25 V |  | 80 |  |

Note 1: Relative accuracy is the deviation of the analog value at any code from its theoretical value after offset and gain errors have been removed.
Note 2: Offset nulled.
Note 3: Guaranteed by design, not production tested.
Note 4: Shutdown supply currents are typically $0.5 \mu \mathrm{~A}$, maximum specification is limited by automated test equipment.
Note 5: Defined as the change in positive full scale caused by a $\pm 5 \%$ variation in the nominal supply.
Note 6: To ensure best performance, finish reading the data and wait tBR before starting a new acquisition.

## Typical Operating Characteristics

$\left(A V_{D D}=D V_{D D}=+5 \mathrm{~V}\right.$, external reference $=+4.096 \mathrm{~V}, \mathrm{C}_{\text {REF }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {REFADJ }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$


## Low-Power, 16-Bit Analog-to-Digital Converter with Parallel Interface

## Typical Operating Characteristics (continued)

$\left(A V_{D D}=D V_{D D}=+5 \mathrm{~V}\right.$, external reference $=+4.096 \mathrm{~V}, \mathrm{CREF}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {REFADJ }}=0.1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$



THD vs. FREQUENCY


FFT AT 1kHz


SFDR vS. FREQUENCY


SNR vs. FREQUENCY


## Low-Power, 16-Bit Analog-to-Digital Converter with Parallel Interface

Pin Description

| PIN |  | NAME |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX1165 | MAX1166 | MAX1165 | MAX1166 |  |
| 1 | 1 | D8 | D4/D12 | Three-State Digital Data Output |
| 2 | 2 | D9 | D5/D13 | Three-State Digital Data Output |
| 3 | 3 | D10 | D6/D14 | Three-State Digital Data Output |
| 4 | 4 | D11 | D7/D15 | Three-State Digital Data Output. D15 is the MSB. |
| 5 | - | D12 | - | Three-State Digital Data Output |
| 6 | - | D13 | - | Three-State Digital Data Output |
| 7 | - | D14 | - | Three-State Digital Data Output |
| 8 | - | D15 | - | Three-State Digital Data Output (MSB) |
| 9 | 5 | R/ |  | Read/ $\overline{\text { Convert }}$ Input. Power up and put the MAX1165/MAX1166 in acquisition mode by holding $\mathrm{R} / \overline{\mathrm{C}}$ low during the first falling edge of $\overline{\mathrm{CS}}$. During the second falling edge of $\overline{C S}$, the level on $R / \bar{C}$ determines whether the reference and reference buffer power down or remain on after conversion. Set R/C high during the second falling edge of $\overline{\mathrm{CS}}$ to power down the reference and buffer, or set R/C low to leave the reference and buffer powered up. Set R/C high during the third falling edge of $\overline{\mathrm{CS}}$ to put valid data on the bus. |
| 10 | 6 | EO |  | End of Conversion. $\overline{\text { EOC }}$ drives low when conversion is complete. |
| 11 | 7 | AV |  | Analog Supply Input. Bypass with a $0.1 \mu \mathrm{~F}$ capacitor to AGND. |
| 12 | 8 | AG |  | Analog Ground. Primary analog ground (star ground). |
| 13 | 9 | AIN |  | Analog Input |
| 14 | 10 | AG |  | Analog Ground. Connect pin 14 to pin 12 (MAX1165). Connect pin 10 to pin 8 (MAX1166). |
| 15 | 11 | REF | ADJ | Reference Buffer Output. Bypass REFADJ with a $0.1 \mu$ F capacitor to AGND for internal reference mode. Connect REFADJ to AVDD to select external reference mode. |
| 16 | 12 | R |  | Reference Input/Output. Bypass REF with a $4.7 \mu \mathrm{~F}$ capacitor to AGND for internal reference mode. External reference input when in external reference mode. |
| 17 | - | RES |  | Reset Input. Logic high resets the device. |
| - | 13 |  |  | High-Byte Enable Input. Used to multiplex the 14-bit conversion result: <br> 1: Most significant byte available on the data bus. <br> 0 : Least significant byte available on the data bus. |
| 18 | 14 |  |  | Convert Start. The first falling edge of $\overline{\mathrm{CS}}$ powers up the device and enables acquire mode when $R / \bar{C}$ is low. The second falling edge of $\overline{C S}$ starts conversion. The third falling edge of $\overline{\mathrm{CS}}$ loads the result onto the bus when $\mathrm{R} / \overline{\mathrm{C}}$ is high. |
| 19 | 15 | DG |  | Digital Ground |
| 20 | 16 | DV |  | Digital Supply Voltage. Bypass with a $0.1 \mu \mathrm{~F}$ capacitor to DGND. |
| 21 | 17 | D0 | D0/D8 | Three-State Digital Data Output |
| 22 | 18 | D1 | D1/D9 | Three-State Digital Data Output |
| 23 | 19 | D2 | D2/D10 | Three-State Digital Data Output |
| 24 | 20 | D3 | D3/D11 | Three-State Digital Data Output |
| 25 | - | D4 | - | Three-State Digital Data Output |
| 26 | - | D5 | - | Three-State Digital Data Output |
| 27 | - | D6 | - | Three-State Digital Data Output |
| 28 | - | D7 | - | Three-State Digital Data Output |

## Low-Power, 16-Bit Analog-to-Digital Converter with Parallel Interface



Figure 1. Load Circuits

## Detailed Description

## Converter Operation

The MAX1165/MAX1166 use a successive-approximation (SAR) conversion technique with an inherent track-and-hold (T/H) stage to convert an analog input into a 16-bit digital output. Parallel outputs provide a highspeed interface to most microprocessors ( $\mu \mathrm{Ps}$ ). The Functional Diagram shows a simplified internal architecture of the MAX1165/MAX1166. Figure 3 shows a typical application circuit for the MAX1166.

## Analog Input

The equivalent input circuit is shown in Figure 4. A switched capacitor digital-to-analog converter (DAC) provides an inherent T/H function. The single-ended input is connected between AIN and AGND.

## Input Bandwidth

The ADC's input-tracking circuitry has a 4 MHz smallsignal bandwidth, so it is possible to digitize highspeed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid aliasing of unwanted high-frequency signals into the frequency band of interest, use anti-alias filtering.

Analog Input Protection
Internal protection diodes, which clamp the analog input to $A V_{D D}$ and/or $A G N D$, allow the input to swing from $A G N D-0.3 \mathrm{~V}$ to $\mathrm{AV} D \mathrm{D}+0.3 \mathrm{~V}$, without damaging the device.
If the analog input exceeds 300 mV beyond the supplies, limit the input current to 10 mA .


Figure 2. MAX1165/MAX1166 Timing Diagram

## Low-Power, 16-Bit Analog-to-Digital Converter with Parallel Interface



Figure 3. Typical Application Circuit for the MAX1166
Track and Hold (T/H)
In track mode, the analog signal is acquired on the internal hold capacitor. In hold mode, the T/H switches open and the capacitive DAC samples the analog input.
During the acquisition, the analog input (AIN) charges capacitor CDAC. The acquisition ends on the second falling edge of $\overline{\mathrm{CS}}$. At this instant, the $\mathrm{T} / \mathrm{H}$ switches open. The retained charge on CDAC represents a sample of the input.
In hold mode, the capacitive DAC adjusts during the remainder of the conversion time to restore node ZERO to zero within the limits of 16 -bit resolution. Force $\overline{\mathrm{CS}}$ low to put valid data on the bus at the end of the conversion.
The time required for the $\mathrm{T} / \mathrm{H}$ to acquire an input signal is a function of how quickly its input capacitance is charged. If the input signal's source impedance is high, the acquisition time lengthens and more time must be allowed between conversions. The acquisition time ( $\mathrm{t} A C Q$ ) is the maximum time the device takes to acquire the signal. Use the following formula to calculate acquisition time:

$$
t_{A C Q}=11\left(R_{S}+R_{I N}\right) \times 35 p F
$$

where $\mathrm{R}_{\mathrm{IN}}=800 \Omega$, RS $=$ the input signal's source impedance, and tACQ is never less than $1.1 \mu \mathrm{~s}$. A source impedance less than $1 \mathrm{k} \Omega$ does not significantly affect the ADC's performance.
To improve the input signal bandwidth under AC conditions, drive AIN with a wideband buffer ( $>4 \mathrm{MHz}$ ) that can drive the ADC's input capacitance and settle quickly.


Figure 4. Equivalent Input Circuit
Power-Down Modes
Select standby mode or shutdown mode with the R/C bit during the second falling edge of $\overline{\mathrm{CS}}$ (see the Selecting Standby or Shutdown Mode section). The MAX1165/MAX1166 automatically enter either standby mode (reference and buffer on) or shutdown (reference and buffer off) after each conversion depending on the status of $R / \bar{C}$ during the second falling edge of $\overline{\mathrm{CS}}$.

## Internal Clock

The MAX1165/MAX1166 generate an internal conversion clock. This frees the microprocessor from the burden of running the SAR conversion clock. Total conversion time after entering hold mode (second falling edge of $\overline{\mathrm{CS}}$ ) to end of conversion ( $\overline{\mathrm{EOC}}$ ) falling is 4.7 Hs (max).

## Applications Information

## Starting a Conversion

$\overline{\mathrm{CS}}$ and $\mathrm{R} / \overline{\mathrm{C}}$ control acquisition and conversion in the MAX1165/MAX1166 (Figure 2). The first falling edge of $\overline{\mathrm{CS}}$ powers up the device and puts it in acquire mode if $R / \bar{C}$ is low. The convert start is ignored if $R / \bar{C}$ is high. The MAX1165/MAX1166 need at least 10 ms (CREFADJ $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {REF }}=4.7 \mu \mathrm{~F}$ ) for the internal reference to wake up and settle before starting the conversion if powering up from shutdown. The ADC can wake up, from shutdown, to an unknown state. Put the ADC in a known state by completing one "dummy" conversion. The MAX1165/MAX1166 are in a known state, ready for actual data acquisition, after the completion of the dummy conversion. A dummy conversion consists of one full conversion cycle.
The MAX1165 provides an alternative reset function to reset the device (see the RESET section).

## Low-Power, 16-Bit Analog-to-Digital Converter with Parallel Interface



Figure 5. Selecting Standby Mode
Selecting Standby or Shutdown Mode
The MAX1165/MAX1166 have a selectable standby or low-power shutdown mode. In standby mode, the ADC's internal reference and reference buffer do not power down between conversions, eliminating the need to wait for the reference to power up before performing the next conversion. Shutdown mode powers down the reference and reference buffer after completing a conversion. The reference and reference buffer require a minimum of $10 \mathrm{~ms}($ Crefadj $=0.1 \mu \mathrm{~F}, \mathrm{CREF}=4.7 \mu \mathrm{~F})$ to power up and settle from shutdown.
The state of $R / \bar{C}$ at the second falling edge of $\overline{C S}$ selects which power-down mode the MAX1165/ MAX1166 enter upon conversion completion. Holding R/C low causes the MAX1165/MAX1166 to enter standby mode. The reference and buffer are left on after the conversion completes. R/C high causes the MAX1165/ MAX1166 to enter shutdown mode and shut down the reference and buffer after conversion (Figures 5 and 6). When using an external reference, set the REF powerdown bit high for lowest current operation.

Standby Mode
While in standby mode, the supply current is reduced to less than 1mA (typ). The next falling edge of $\overline{\mathrm{CS}}$ with R/C low causes the MAX1165/MAX1166 to exit standby mode and begin acquisition. The reference and reference buffer remain active to allow quick turn-on time. Standby mode allows significant power savings while running at the maximum sample rate.

## Shutdown Mode

In shutdown mode, the reference and reference buffer are shut down between conversions. Shutdown mode reduces supply current to $0.5 \mu \mathrm{~A}$ (typ) immediately after the conversion. The falling edge of $\overline{\mathrm{CS}}$ with $\mathrm{R} / \overline{\mathrm{C}}$ low


Figure 6. Selecting Shutdown Mode
causes the reference and buffer to wake up and enter acquisition mode. To achieve 16 -bit accuracy, allow 10 ms (CREFADJ $=0.1 \mu \mathrm{~F}, \mathrm{CREF}=4.7 \mu \mathrm{~F}$ ) for the internal reference to wake up.

## Internal and External Reference Internal Reference

The internal reference of the MAX1165/MAX1166 is internally buffered to provide +4.096 V output at REF. Bypass REF to AGND and REFADJ to AGND with $4.7 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$, respectively.
Fine adjustments can be made to the internal reference voltage by sinking or sourcing current at REFADJ. The input impedance of REFADJ is nominally $5 k \Omega$. The internal reference voltage is adjustable to $\pm 1.5 \%$ with the circuit of Figure 7.


Figure 7. MAX1165/MAX1166 Reference Adjust Circuit

## External Reference

An external reference can be placed at either the input (REFADJ) or the output (REF) of the MAX1165/ MAX1166s' internal buffer amplifier. When connecting an

## Low-Power, 16-Bit Analog-to-Digital Converter with Parallel Interface

external reference to REFADJ, the input impedance is typically $5 k \Omega$. Using the buffered REFADJ input makes buffering the external reference unnecessary; however, the internal buffer output must be bypassed at REF with a $1 \mu \mathrm{~F}$ capacitor.
Connect REFADJ to AVDD to disable the internal buffer. Directly drive REF using an external reference. During conversion the external reference must be able to drive $100 \mu \mathrm{~A}$ of DC load current and have an output impedance of $10 \Omega$ or less. REFADJ's impedance is typically $5 \mathrm{k} \Omega$. The DC input impedance of REF is a minimum $40 \mathrm{k} \Omega$.
For optimal performance, buffer the reference through an op amp and bypass REF with a $1 \mu \mathrm{~F}$ capacitor. Consider the MAX1165/MAX1166s' equivalent input noise ( $38 \mu \mathrm{~V}$ RMS $)$ when choosing a reference.

## Reading a Conversion Result

$\overline{\mathrm{EOC}}$ is provided to flag the microprocessor when a conversion is complete. The falling edge of $\overline{\mathrm{EOC}}$ signals that the data is valid and ready to be output to the bus.
D0-D15 are the parallel outputs of the MAX1165/ MAX1166. These three-state outputs allow for direct connection to a microcontroller I/O bus. The outputs remain high-impedance during acquisition and conversion. Data is loaded onto the bus with the third falling edge of $\overline{C S}$ with $\mathrm{R} / \overline{\mathrm{C}}$ high after tDO. Bringing $\overline{\mathrm{CS}}$ high forces the output bus back to high impedance. The MAX1165/MAX1166 then wait for the next falling edge of $\overline{C S}$ to start the next conversion cycle (Figure 2).
The MAX1165 loads the conversion result onto a 16-bit wide data bus while the MAX1166 has a byte-wide output format. HBEN toggles the output between the most/least significant byte. The least significant byte is loaded onto the output bus when HBEN is low and the most significant byte is on the bus when HBEN is high (Figure 2).


#### Abstract

RESET Toggle RESET with $\overline{\mathrm{CS}}$ high. The next falling edge of $\overline{\mathrm{CS}}$ begins acquisition. This reset is an alternative to the dummy conversion explained in the Starting a Conversion section.


## Transfer Function

Figure 8 shows the MAX1165/MAX1166 output transfer function. The output is coded in standard binary.

Input Buffer
Most applications require an input buffer amplifier to achieve 16-bit accuracy. If the input signal is multi-


Figure 8. MAX1165/MAX1166 Transfer Function
plexed, the input channel should be switched immediately after acquisition, rather than near the end of or after a conversion. This allows more time for the input buffer amplifier to respond to a large step change in input signal. The input amplifier must have a high enough slew rate to complete the required output voltage change before the beginning of the acquisition time. At the beginning of acquisition, the internal sampling capacitor array connects to AIN (the amplifier output), causing some output disturbance. Ensure that the sampled voltage has settled to within the required limits before the end of the acquisition time. If the frequency of interest is low, AIN can be bypassed with a large enough capacitor to charge the internal sampling capacitor with very little ripple. However, for AC use, AIN must be driven by a wideband buffer (at least 10 MHz ), which must be stable with the ADC's capacitive load (in parallel with any AIN bypass capacitor used) and also settle quickly. An example of this circuit using the MAX4434 is given in Figure 9.


Figure 9. MAX1165/MAX1166 Fast Settling Input Buffer

# Low-Power, 16-Bit Analog-to-Digital Converter with Parallel Interface 


#### Abstract

Layout, Grounding, and Bypassing For best performance, use printed circuit boards. Do not run analog and digital lines parallel to each other, and do not lay out digital signal paths underneath the ADC package. Use separate analog and digital ground planes with only one point connecting the two ground systems (analog and digital) as close to the device as possible. Route digital signals far away from sensitive analog and reference inputs. If digital lines must cross analog lines, do so at right angles to minimize coupling digital noise onto the analog lines. If the analog and digital sections share the same supply, then isolate the digital and analog supply by connecting them with a low-value (10 $\Omega$ ) resistor or ferrite bead. The ADC is sensitive to high-frequency noise on the $A V_{D D}$ supply. Bypass $A V_{D D}$ to $A G N D$ with a $0.1 \mu \mathrm{~F}$ capacitor in parallel with a $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ low-ESR capacitor with the smallest capacitor closest to the device. Keep capacitor leads short to minimize stray inductance.


## Definitions

Integral Nonlinearity
Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX1165/MAX1166 are measured using the end-point method.

## Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of $\pm 1$ LSB guarantees no missing codes and a monotonic transfer function.

Aperture Jitter and Delay
Aperture jitter is the sample-to-sample variation in the time between samples. Aperture delay is the time between the rising edge of the sampling clock and the instant when the actual sample is taken.

Signal-to-Noise Ratio For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization
noise error only and results directly from the ADC's resolution ( N bits):

$$
\mathrm{SNR}=(6.02 \times \mathrm{N}+1.76) \mathrm{dB}
$$

where $\mathrm{N}=16$ bits.
In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all the other ADC output signals:

$$
\operatorname{SINAD}(\mathrm{dB})=20 \times \log \left[\frac{\text { Signal }_{\mathrm{RMS}}}{(\text { Noise }+ \text { Distortion })_{\mathrm{RMS}}}\right]
$$

Effective Number of Bits Effective number of bits (ENOB) indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. With an input range equal to the fullscale range of the ADC, calculate the effective number of bits as follows:

$$
\mathrm{ENOB}=\frac{\mathrm{SINAD}-1.76}{6.02}
$$

## Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

where $\mathrm{V}_{1}$ is the fundamental amplitude and $\mathrm{V}_{2}$ through $\mathrm{V}_{5}$ are the 2nd- through 5th-order harmonics.

## Spurious-Free Dynamic Range

Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest frequency component.

# Low-Power, 16-Bit Analog-to-Digital Converter with Parallel Interface 

Functional Diagram


Ordering Information (continued)

| PART | TEMP RANGE | PIN- <br> PACKAGE | INL |
| :--- | :---: | :--- | :---: |
| MAX1166ACUP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 TSSOP | $\pm 2$ |
| MAX1166BCUP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 TSSOP | $\pm 2$ |
| MAX1166CCUP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 TSSOP | $\pm 4$ |
| MAX1166AEUP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 TSSOP | $\pm 2.5$ |
| MAX1166BEUP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 TSSOP | $\pm 2.5$ |
| MAX1166CEUP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 TSSOP | $\pm 4$ |

TRANSISTOR COUNT: 15,140
PROCESS: BiCMOS

## Low-Power, 16-Bit Analog-to-Digital Converter with Parallel Interface



For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 28 TSSOP | U28-1 | $\underline{\mathbf{2 1 - 0 0 6 6}}$ |
| 20 TSSOP | U20-2 | $\underline{\mathbf{2 1 - 0 0 6 6}}$ |

## Low-Power, 16-Bit Analog-to-Digital Converter with Parallel Interface

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $7 / 02$ | Initial release | - |
| 1 | $2 / 07$ | Modified specifications due to inclusion of reference buffer | $1-4,13,15$ |
| 2 | $8 / 08$ | Modified specifications for GBD at $-40^{\circ} \mathrm{C}$ | $1,2,3,13$ |

