Features

- Fast read access time 55ns
- Low-power CMOS operation
 - 100µA max standby
 - 35mA max active at 5MHz
- JEDEC standard packages
 - 44-lead PLCC
- Direct upgrade from 512Kbit and 1Mbit (Atmel[®] AT27C516 and AT27C1024) EPROMs
- 5V \pm 10% supply
- High-reliability CMOS technology
 - 2,000V ESD protection
 - 200mA latchup immunity
- Rapid programming algorithm 50µs/word (typical)
- CMOS- and TTL-compatible inputs and outputs
- Integrated product identification code
- Industrial temperature range

1. Description

The **Atmel** AT27C2048 is a low-power, high-performance 2,097,152-bit, one-time programmable, read-only memory (OTP EPROM) organized as 128K by 16 bits. It requires a single 5V power supply in normal read mode operation. Any word can be accessed in less than 55 ns, eliminating the need for speed-reducing WAIT states. The x16 organization makes this part ideal for high-performance, 16- and 32-bit microprocessor systems.

In read mode, the AT27C2048 typically consumes 15mA. Standby mode supply current is typically less than $10\mu A.$

The AT27C2048 is available in an industry-standard, JEDEC-approved, one-time programmable (OTP) PLCC package. The device features two-line control (\overline{CE} , \overline{OE}) to eliminate bus contention in high-speed systems.

With high-density, 128K word storage capability, the AT27C2048 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

The AT27C2048 has additional features that ensure high quality and efficient production use. The rapid programming algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50 µs/word. The Integrated product identification code electronically identifies the device and manufacturer. This feature is used by industry-standard programming equipment to select the proper programming algorithms and voltages.



2Mb (128K x 16) One-time Programmable, Read-only Memory

Atmel AT27C2048








2. Pin configurations


Pin name	Function
A0 - A16	Addresses
00 - 015	Outputs
CE	Chip enable
ŌĒ	Output enable
PGM	Program strobe
NC	No connect
DC	Don't connect
Noto: Doth (

Note: Both GND pins must be connected.



3. System considerations

Switching between active and standby conditions via the chip enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device nonconformance. At a minimum, a 0.1μ F, high-frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.



2 Atmel AT27C2048

4. Absolute maximum ratings*

Temperature under bias55°C to +125°C] ;
Storage temperature65°C to +150°C	
Voltage on any pin with respect to ground2.0V to +7.0V ⁽¹⁾	
Voltage on A9 with respect to ground2.0V to +14.0V ⁽¹⁾	
V_{pp} supply voltage with respect to ground2.0V to +14.0V ⁽¹⁾	

*NOTICE: Stresses beyond those listed under "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Maximum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is V_{CC} + 0.75V DC, which may overshoot to +7.0V for pulses of less than 20ns.

5. DC and AC characteristics

Mode/Pin	CE	ŌĒ	PGM	Ai	V _{PP}	Outputs	
Read	V _{IL}	V _{IL}	X ⁽¹⁾	Ai	X ⁽¹⁾	D _{OUT}	
Output disable	Х	V _{IH}	Х	Х	Х	High Z	
Standby	V _{IH}	Х	Х	Х	X ⁽⁵⁾	High Z	
Rapid program ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	Ai	V _{PP}	D _{IN}	
PGM verify	V _{IL}	V _{IL}	$\vee_{\rm IH}$	Ai	V _{PP}	D _{OUT}	
PGM inhibit	V _{IH}	Х	Х	Х	V _{PP}	High Z	
Product identification ⁽⁴⁾	V _{IL}	V _{IL}	×	$A9 = V_{H}^{(3)}$ $A0 = V_{H} \text{ or } V_{L}$ $A1 - A16 = V_{L}$	V _{cc}	Identification code	

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to the programming characteristics.

3. $V_{H} = 12.0 \pm 0.5 V.$

4. Two identifier words may be selected. All Ai inputs are held low (V_{IL}) , except A9, which is set to V_{H} , and A0, which is toggled low (V_{IL}) to select the manufacturer's identification word and high (V_{IH}) to select the device code word.

5. Standby V_{CC} current (I_{SB}) is specified with V_{PP} = V_{CC}. V_{CC} > V_{PP} will cause a slight increase in I_{SB} .

Table 5-2.	DC and AC operating conditions for read operation
------------	---

	Atmel AT27C2048	
	-55	-90
Industrial operating temperature (case)	-40°C - 85°C	-40°C - 85°C
V _{CC} power supply	5V ± 10%	5V ± 10%





Symbol	Parameter	Condition	Min	Max	Units
I _{LI}	Input load current	$V_{IN} = OV$ to V_{CC}		± 1	μA
I _{LO}	Output leakage current	$V_{OUT} = 0V$ to V_{CC}		± 5	μA
I _{PP1} (2)	V _{PP} ⁽¹⁾ read/standby current	V _{PP} = V _{CC}		10	μA
I _{SB} V _{CC} ⁽¹⁾ standby current		$I_{SB1} (CMOS)$ $\overline{CE} = V_{CC} \pm 0.3V$		100	μA
	V _{CC} ^{CC} standby current	I_{SB2} (TTL) \overline{CE} = 2.0 to V _{CC} + 0.5V		1	mA
I _{CC}	V _{CC} active current	$f = 5MHz$, $I_{OUT} = 0mA$, $\overline{CE} = V_{IL}$		35	mA
V _{IL}	Input low voltage		-0.6	0.8	V
V _{IH}	Input high voltage		2.0	V _{CC} + 0.5	V
V _{OL}	Output low voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output high voltage	I _{OH} = -400µА	2.4		V

Table 5-3. DC and operating characteristics for read operation

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} , and removed simultaneously with or after V_{PP} .


2. V_{PP} may be connected directly to $V_{CC'}$ except during programming. The supply current would then be the sum of I_{CC} and $I_{PP'}$.

Table 5-4. AC characteristics for read operation

				Atmel AT	27C2048		
				55	-!	90	
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
t _{ACC} ⁽³⁾	Address to output delay	$\overline{CE} = \overline{OE} \\ = V_{IL}$		55		90	ns
t _{CE} ⁽²⁾	CE to output delay	$\overline{OE} = V_{IL}$		55		90	ns
t _{OE} ⁽²⁾⁽³⁾	OE to output delay	$\overline{CE} = V_{IL}$		20		35	ns
t _{DF} ⁽⁴⁾⁽⁵⁾	OE or CE high to output float, whichever occurred first			20		20	ns
t _{OH} ⁽⁴⁾	Output hold from address, \overline{CE} or \overline{OE} , whichever occurred first		7		0		ns


Note: 2, 3, 4, 5. See the AC waveforms for read operation diagram.

Figure 5-1. AC waveforms for read operation⁽¹⁾



- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
 - 2. \overline{OE} may be delayed up to $t_{CE} t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} .
 - 3. $\overline{\text{OE}}$ may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .
 - 4. This parameter is only sampled, and is not 100% tested.
 - 5. Output float is defined as the point when data is no longer driven.


Figure 5-2. Input test waveforms and measurement levels





0632G-EPROM-4/11





Note: CL = 100pF including jig capacitance, except for the -55 devices, where CL = 30pF.

Table 5-5. Pin capacitance

Symbol	Тур	Max	Units	Conditions	
C _{IN}	4	10	pF	$V_{IN} = OV$	
C _{OUT}	8	12	pF	$V_{OUT} = OV$	

Note: Typical values for nominal supply voltage. This parameter is only sampled, and is not 100% tested.




Figure 5-4. Programming waveforms⁽¹⁾

Notes: 1. The input timing reference is 0.8V for $V_{\rm IL}$ and 2.0V for $V_{\rm IH}$

- 2. t_{OE} and t_{DFP} are characteristics of the device, but must be accommodated by the programmer.
- 3. When programming the Atmel AT27C2048, a 0.1µF capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

Table 5-6. DC programming characteristics $T_A = 25 \pm 5^{\circ}\text{C}, \, V_{CC} = 6.5 \pm 0.25 \text{V}, \, V_{PP} = 13.0 \pm 0.25 \text{V}$

			Limits		
Symbol	Parameter	Test conditions	Min	Max	Units
ILI	Input load current	$V_{IN} = V_{IL'} V_{IH}$		±10	μA
VIL	Input low level		-0.6	0.8	V
V _{IH}	Input high level		2.0	V _{CC} + 0.5	V
V _{OL}	Output low voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output high voltage	I _{OH} = -400μA	2.4		V
I _{CC2}	V _{CC} supply current (program and verify)			50	mA
I _{PP2}	V _{PP} supply current	$\overline{CE} = V_{IL}$		30	mA
V _{ID}	A9 product identification voltage		11.5	12.5	V

Table 5-7. AC programming characteristics

T_{A} = 25 $\pm~$ 5°C, V_{CC} = 6.5 $~\pm~$ 0.25V, V_{PP} = 13.0 $\pm~$ 0.25V

			Lin		
Symbol	Parameter	Test Conditions ⁽¹⁾	Min	Max	Units
t _{AS}	Address setup time		2		μs
t _{OES}	OE setup time		2		μs
t _{DS}	Data setup time	Input rise and fall times (10% to 90%) 20ns	2		μs
t _{AH}	Address hold time		0		μs
t _{DH}	Data hold time	Input pulse levels	2		μs
t _{DFP}	$\overline{\text{OE}}$ high to output float delay ⁽²⁾	0.45V to 2.4V	0	130	ns
t _{VPS}	V _{PP} setup time	Input timing reference level	2		μs
t _{VCS}	V _{CC} setup time	0.8V to 2.0V	2		μs
t _{PW}	PGM program pulse width ⁽³⁾	- Output timing reference level 0.8V to 2.0V	47.5	52.5	μs
t _{OE}	Data valid from \overline{OE}			150	ns
t _{PRT}	V _{pp} pulse rise time during programming		50		ns

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously with or after V_{PP}.

2. This parameter is only sampled, and is not 100% tested. Output float is defined as the point where data is no longer driven. See timing diagram.

3. Program pulse width tolerance is $50\mu s \pm 5\%$.

Table 5-8.	The Atmel AT27C2048 intergrated product identification code
------------	---

	Pins										
Codes	A0	015-08	07	O6	O5	04	O3	02	01	00	Hex data
Manufacturer	0	0	0	0	0	1	1	1	1	0	001E
Device type	1	0	1	1	1	1	0	1	1	1	00F7




MEL

6. Rapid programming algorithm

A 50 μ s \overline{CE} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 50 μ s \overline{CE} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 μ s pulses are applied with a verification after each pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.

Figure 6-1. Rapid programming algorithm



7. Ordering Information

t _{ACC}	I _{cc} (mA)					
(ns)	Active	Standby	Atmel ordering code	Package	Lead finish	Operation range
55	35	0.1	AT27C2048-55JU	44J	Matte tin	Industrial (-40°C to 85°C)
90	35	0.1	AT27C2048-90JU	44J	Matte tin	Industrial (-40°C to 85°C)


Package type				
44J	44-lead, plastic, J-leaded chip carrier (PLCC)			





8. Packaging information

44J – PLCC



9. Revision history

Doc. Rev.	Date	Comments
0632G	04/2011	Remove PDIP and VSOP packages Add lead finish to ordering information
0632F	12/2007	





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1) (408) 441-0311 Fax: (+1) (408) 487-2600 www.atmel.com Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369

Atmel Munich GmbH

Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY **Tel:** (+49) 89-31970-0 **Fax:** (+49) 89-3194621

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN **Tel:** (+81) (3) 3523-3551 **Fax:** (+81) (3) 3523-7581

© 2011 Atmel Corporation. All rights reserved. / Rev.: 0632G-EPROM-4/11

Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No Icense, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR SALES LOCATED ON THE ATMEL MEDSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINCEMENTS. IN NO EVENTS SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products are not intended. Authorized, or warranted for use as orogenoents in intended to support or sustain life.