## Low Skew Fan Out Buffers

## General Description

The ICS9179-03 generates low skew clock buffers required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro. Outputs will handle up to 133MHz clocks. An output enable is provided for testability.

The device is a buffer with low output to output skew. This is a Fanout buffer device, not using an internal PLL. This buffer can also be a feedback to an external PLL stage for phase synchronization to a master clock. There are a total of ten outputs, sufficient for feedback to a PLL source and to drive four small outline DIMM modules (S.O. DIMM) at 2 clocks each. Or a total of ten outputs as a Fanout buffer from a common clock source.

The individual clock outputs are addressable through $\mathrm{I}^{2} \mathrm{C}$ to be enabled, or stopped in a low state for reduced EMI when the lines are not needed.

## Block Diagram



## Features

- Ten High speed, low noise non-inverting buffers for (to 133 MHz ), clock buffer applications.
- Output slew rate faster than $1.5 \mathrm{~V} / \mathrm{ns}$ into 20 pF
- Supports up to four small outline DIMMS (S.O. DIMM).
- Synchronous clocks skew matched to 250 ps window on OUTPUTs (0:9).
- $\mathrm{I}^{2} \mathrm{C}$ Serial Configuration interface to allow individual OUTPUTs to be stopped low.
- Multiple VDD, VSS pins for noise reduction
- Tri-state pin for testing
- $3.0 \mathrm{~V}-3.7 \mathrm{~V}$ supply range
- 28-pin (209 mil) SSOP and (6.1mm) TSSOP package


## Pin Configuration



## 28-Pin SSOP \& TSSOP

## Pin Descriptions

| PIN NUMBER | PIN NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 2, 3 | OUTPUT (0:1) | OUT | Clock outputs ${ }^{1}$, uses VDD0, GND0 |
| 6, 7 | OUTPUT (2:3) | OUT | Clock outputs ${ }^{1}$, uses VDD1, GND1 |
| 22, 23 | OUTPUT (4:5) | OUT | Clock outputs ${ }^{1}$ uses VDD2, GND2 |
| 26, 27 | OUTPUT (6:7) | OUT | Clock output ${ }^{1}$ uses VDD3, GND3 |
| 11 | OUTPUT8 | OUT | Clock output ${ }^{1}$ uses VDD4, GND4 |
| 18 | OUTPUT9 | OUT | Clock output ${ }^{1}$ uses VDD5, GND5 |
| 9 | BUF_IN | IN | Input for buffers |
| 20 | OE | IN | Tri-states all outputs when held LOW. Has internal pull-up. ${ }^{2}$ |
| 14 | SDATA | I/O | Data pin for $\mathrm{I}^{2} \mathrm{C}$ circuitry ${ }^{3}$ |
| 15 | SCLK | I/O | Clock pin for $\mathrm{I}^{2} \mathrm{C}$ circuitry ${ }^{3}$ |
| $\begin{gathered} \hline 1,5,10, \\ 19,24,28 \end{gathered}$ | VDD (0:5) | PWR | 3.3V Power supply for OUTPUT buffers |
| $\begin{gathered} 4,8,12, \\ 16,17,21,25 \end{gathered}$ | GND (0:5) | PWR | Ground for OUTPUT buffers |
| 13 | VDDI | PWR | 3.3V Power supply for $\mathrm{I}^{2} \mathrm{C}$ circuitry and internal logic |
| 16 | GNDI | PWR | Ground for $\mathrm{I}^{2} \mathrm{C}$ circuitry and internal logic |

## Notes:

1. At power up all ten OUTPUTs are enabled and active.
2. OE has a 100 K Ohm internal pull-up resistor to keep all outputs active.
3. The SDATA and SCLK inputs both also have internal pull-up resistors with values above 100K Ohms as well for complete platform flexibility.

## Power Groups

VDD (0:5), GND (0:5) = Power supply for OUTPUT buffer
VDDI, GNDI = Power supply for $\mathrm{I}^{2} \mathrm{C}$ circuitry

## Technical Pin Function Descriptions

## VDD

This is the power supply to the internal core logic of the device as well as the clock output buffers for OUTPUT (0:9).

This pin operates at 3.3 V volts. Clocks from the listed buffers that it supplies will have a voltage swing from Ground to this level. For the actual guaranteed high and low voltage levels for the Clocks, please consult the DC parameter table in this data sheet.

## GND

This is the power supply ground (common or negative) return pin for the internal core logic and all the output buffers.

## OUTPUT(0:9)

These Output Clocks are use to drive Dynamic RAM's and are low skew copies of the CPU Clocks. The voltage swing of the OUTPUTs output is controlled by the supply voltage that is applied to VDD of the device, operates at 3.3 volts.

## $I^{2} C$

The SDATA and SCLOCK Inputs are use to program the device. The clock generator is a slave-receiver device in the $I^{2} \mathrm{C}$ protocol. It will allow read-back of the registers. See configuration map for register functions. The $\mathrm{I}^{2} \mathrm{C}$ specification in Philips I ${ }^{2}$ C Peripherals Data Handbook (1996) should be followed.

BUF_IN
Input for Fanout buffers (OUTPUT 0:9).
OE
OE tristates all outputs when held low.

VDD1
This is the power supply to $\mathrm{I}^{2} \mathrm{C}$ circuitry.

## General $I^{2} C$ serial interface information

The information in this section assumes familiarity with $\mathrm{I}^{2} \mathrm{C}$ programming.

## How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 ${ }_{\text {(H) }}$
- ICS clock will acknowledge
- Controller (host) sends a dummy command code
- ICS clock will acknowledge
- Controller (host) sends a dummy byte count
- ICS clock will acknowledge
- Controller (host) starts sending first byte (Byte 0 ) through byte 5
- ICS clock will acknowledge each byte one at a time.

| How to Write: |  |
| :---: | :---: |
| Controller (Host) | ICS (Slave/Receiver) |
| Start Bit |  |
| Address |  |
| D2(H) |  |
|  | ACK |
| Dummy Command Code |  |
|  | ACK |
| Dummy Byte Count |  |
|  | ACK |
| Byte 0 |  |
| Byte 1 | ACK |
| Byte 2 | ACK |
| Byte 3 | ACK |
|  |  |
| Byte 4 | ACK |
| Byte 5 | ACK |
|  |  |
| Byte 6 | ACK |
| Stop Bit | ACK |

## How to Read:

- Controller (host) will send start bit.
- Controler (host) sends the read address D3 (H)
- ICS clock will acknowledge
- ICS clock will send the byte count
- Controller (host) acknowledges
- ICS clock sends first byte (Byte 0) through byte 6
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

| How to Read: |  |
| :---: | :---: |
| Controller (Host) | ICS (Slave/Receiver) |
| Start Bit |  |
| Address <br> D3(H) |  |
|  | ACK |
|  | Byte Count |
| ACK | Byte 0 |
|  | Byte 1 |
| ACK | Byte 2 |
| ACK | Byte 3 |
| ACK | Byte 4 |
| ACK |  |
|  | Byte 5 |
| ACK |  |
|  | Byte 6 |
| ACK |  |
|  |  |
| ACK |  |
| Stop Bit |  |

## Notes:

1. The ICS clock generator is a slave/receiver, $\mathrm{I}^{2} \mathrm{C}$ component. It can read back the data stored in the latches for verification. Read-Back will support Intel PIIX4 "Block-Read" protocol.
2. The data transfer rate supported by this clock generator is 100 K bits/sec or less (standard mode)
3. The input is operating at 3.3 V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator $I^{2} C$ interface, the protocol is set to use only "Block-Writes" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.

## Serial Configuration Command Bitmaps

Byte 0: OUTPUT Clock Register (Default=0)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit7 | - | 1 | Reserved |
| Bit6 | - | 1 | Reserved |
| Bit5 | - | 1 | Reserved |
| Bit4 | - | 1 | Reserved |
| Bit3 | 7 | 1 | OUTPUT3 |
| Bit2 | 6 | 1 | OUTPUT2 |
| Bit1 | 3 | 1 | OUTPUT1 |
| Bit0 | 2 | 1 | OUTPUT0 |

Notes: $1=$ Enabled; $0=$ Disabled, outputs held low
Note: PWD = Power-Up Default

Byte 1: OUTPUT Clock Register

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | 27 | 1 | OUTPUT7 (Act/Inact) |
| Bit 6 | 26 | 1 | OUTPUT6 (Act/Inact) |
| Bit 5 | 23 | 1 | OUTPUT5 (Act/Inact) |
| Bit 4 | 22 | 1 | OUTPUT4 (Act/Inact) |
| Bit 3 | - | 1 | Reserved |
| Bit 2 | - | 1 | Reserved |
| Bit 1 | - | 1 | Reserved |
| Bit 0 | - | 1 | Reserved |

Notes: 1 = Enabled; 0 = Disabled, outputs held low
Note: PWD = Power-Up Default

Byte 2: OUTPUT Clock Register

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit 7 | 18 | 1 | OUTPUT9 (Act/Inact) |
| Bit 6 | 11 | 1 | OUTPUT8 (Act/Inact) |
| Bit 5 | - | 1 | Reserved |
| Bit 4 | - | 1 | Reserved |
| Bit 3 | - | 1 | Reserved |
| Bit 2 | - | 1 | Reserved |
| Bit 1 | - | 1 | Reserved |
| Bit 0 | - | 1 | Reserved |

Notes: $1=$ Enabled; $0=$ Disabled, outputs held low

ICS9179-03 Power Management
The values below are estimates of target specifications.

| Condition | Max 3.3V supply consumption <br> Max discrete cap loads <br> VDD = 3.465V <br> All static inputs = VDD or GND |
| :--- | :--- |
| No Clock Mode <br> (BUF_IN - VDD1 or GND) <br> I2C Circuitry Active | 3 mA |
| Active 66 MHz <br> (BUF_IN $=66.66 \mathrm{MHz})$ | 230 mA |
| Active 100 MHz <br> (BUF_IN $=100.00 \mathrm{MHz})$ | 360 mA |
| Active 133 MHz <br> (BUF_IN $=133.33 \mathrm{MHz}$ ) | 460 mA |

Functionality

| OE\# | OUTPUT (0:9) |
| :---: | :---: |
| 0 | $\mathrm{Hi}-\mathrm{Z}$ |
| 1 | 1 X BUF_IN |

0258K 12/15/08

## Absolute Maximum Ratings

```
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . 7.0 V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . GND-0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . . 0 }\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to +70 }\mp@subsup{}{}{\circ}\textrm{C
Storage Temperature
    -65*}\textrm{C}\mathrm{ to }+150\mp@subsup{0}{}{\circ}\textrm{C
```

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | $\mathrm{V}_{\mathrm{SS}}-0.3$ |  | 0.8 | V |
| Input High Current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 5 | uA |
| Input Low Current | $\mathrm{I}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} ;$ Inputs with no pull-up resistors | -5 |  |  | uA |
|  | $\mathrm{I}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} ;$ Inputs with 100 K pull-up resistors | -60 | -33 |  | uA |
| Operating | $\mathrm{I}_{\mathrm{DD} 1}$ | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF} ; \mathrm{F}_{\mathrm{IN}} @ 66 \mathrm{M}$ |  | 80 | 120 | mA |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF} ; \mathrm{F}_{\mathrm{IN}} @ 100 \mathrm{M}$ |  | 120 | 180 | mA |
|  | $\mathrm{I}_{\mathrm{DD} 3}$ | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF} ; \mathrm{F}_{\mathrm{IN}} @ 133 \mathrm{M}$ | 170 | 240 | mA |  |
|  | $\mathrm{I}_{\mathrm{DD} 4}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} ; \mathrm{RS}=33 \Omega ; \mathrm{F}_{\mathrm{IN}} @ 66 \mathrm{M}$ |  | 180 | 260 | mA |
|  | $\mathrm{I}_{\mathrm{DD} 5}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} ; \mathrm{RS}=33 \Omega ; \mathrm{F}_{\mathrm{IN}} @ 100 \mathrm{M}$ | 240 | 360 | mA |  |
|  | $\mathrm{I}_{\mathrm{DD} 6}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} ; \mathrm{RS}=33 \Omega ; \mathrm{F}_{\mathrm{IN}} @ 133 \mathrm{M}$ |  | 350 | 460 | mA |
| Input frequency | $\mathrm{F}_{\mathrm{i}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} ; \mathrm{All}$ Outputs Loaded | 10 |  | 133 | MHz |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}{ }^{1}$ | Logic Inputs |  |  | 5 | pF |

${ }^{1}$ Guarenteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - Outputs

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=20-30 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Impedance | $\mathrm{R}_{\text {DSP }}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} *(0.5)$ | 10 |  | 24 | $\Omega$ |
| Output Impedance | $\mathrm{R}_{\text {DSN }}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} *(0.5)$ | 10 |  | 24 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-30 \mathrm{~mA}$ | 2.3 | 3 |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=23 \mathrm{~mA}$ |  | 0.27 | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |  | -115 | -54 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 40 | 57 |  | mA |
| Rise Time ${ }^{1}$ | $\mathrm{T}_{\mathrm{r}}$ | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | 0.5 | 0.95 | 1.33 | ns |
| Fall Time ${ }^{1}$ | $\mathrm{T}_{\mathrm{f}}$ | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.5 | 0.95 | 1.33 | ns |
| Duty Cycle ${ }^{1}$ | $\mathrm{D}_{\mathrm{t}}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 50 | 55 | \% |
| Skew ${ }^{1}$ | $\mathrm{T}_{\text {sk }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 110 | 250 | ps |
| Propagation ${ }^{1,2}$ | $\mathrm{T}_{\text {PHL1 }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 1 | 5.2 | 5.5 | ns |
|  | $\mathrm{T}_{\text {PLH1 }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 1 | 5.2 | 5.5 | ns |
|  | $\mathrm{T}_{\mathrm{PHL} 2}$ | $50 \%$ Buffer In to 90\% Out | 1 | 4.3 | 5 | ns |
|  | $\mathrm{T}_{\text {PLH2 }}$ | $50 \%$ Buffer In to 10\% Out | 1 | 4.3 | 5 | ns |
|  | $\mathrm{T}_{\mathrm{EN}}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 1 |  | 8 | ns |
|  | $\mathrm{T}_{\text {DIS }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 1 |  | 8 | ns |

Note 1: Paramater is guaranteed by design and characterization for all operating frequencies, $(10 \mathrm{MHz}-133 \mathrm{MHz})$.
Not $100 \%$ tested in production
Note2: Duty cycle of input clock is $47.5 \%$ to $52.5 \%$. Input edge rate is for propagation delay $\geq 1 \mathrm{~V} / \mathrm{ns}$

## General Layout Precautions:

1) Use a ground plane on the top layer of the PCB in all areas not used by traces.
2) Make all power traces and vias as wide as possible to lower inductance.

## Notes:

1 All clock outputs should have series terminating resistor. Not shown in all places to improve readibility of diagram
2 Optional EMI capacitor should be used on all CPU, SDRAM, and PCI outputs.

## Capacitor Values:

All unmarked capacitors are $0.01 \mu$ F ceramic


- Ground Plane Connection
$\bigcirc$ = Power Plane Conncetion
$\square$ = Solder Pads

209 mil SSOP

| SYMBOL | In Millimeters COMMON DIMENSIONS |  | In Inches COMMON DIMENSIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | -- | 2.00 | -- | . 079 |
| A1 | 0.05 | -- | . 002 | -- |
| A2 | 1.65 | 1.85 | . 065 | . 073 |
| b | 0.22 | 0.38 | . 009 | . 015 |
| c | 0.09 | 0.25 | . 0035 | . 010 |
| D | SEE VARIATIONS |  | SEE VARIATIONS |  |
| E | 7.40 | 8.20 | . 291 | . 323 |
| E1 | 5.00 | 5.60 | . 197 | 220 |
| e | 0.65 BASIC |  | 0.0256 BASIC |  |
| L | 0.55 | 0.95 | . 022 | . 037 |
| N | SEE VARIATIONS |  | SEE VARIATIONS |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

VARIATIONS

| $N$ | D mm. |  | D (inch) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| 28 | 9.90 | 10.50 | .390 | .413 |

209 mil SSOP
Reference Doc.: JEDEC Publication 95, MO-150
10-0033

## Ordering Information

## 9179yF-03LF-T

Example:



## Ordering Information

9179yG-03LF-T


Revision History

| Rev. | Issue Date | Description | Page \# |
| :---: | :---: | :--- | :---: |
| J | $8 / 29 / 2005$ | Added LF Ordering Information. | 9,10 |
| K | $12 / 15 / 2008$ | Removed ICS prefix from ordering information | 9,10 |
|  |  |  |  |
|  |  |  |  |

