LM6172QML

LM6172QML Dual High Speed, Low Power, Low Distortion, Voltage Feedback
Amplifiers



Literature Number: SNOSAR4A



LM6172QML

Dual High Speed, Low Power, Low Distortion, Voltage Feedback Amplifiers

General Description

The LM6172 is a dual high speed voltage feedback amplifier. It is unity-gain stable and provides excellent DC and AC performance. With 100MHz unity-gain bandwidth, 3000V/µs slew rate and 50mA of output current per channel, the LM6172 offers high performance in dual amplifiers; yet it only consumes 2.3mA of supply current each channel.

The LM6172 operates on ±15V power supply for systems requiring large voltage swings, such as ADSL, scanners and ultrasound equipment. It is also specified at ±5V power supply for low voltage applications such as portable video systems. The LM6172 is built with National's advanced VIP® III (Vertically Integrated PNP) complementary bipolar process.

Features

- Available with Radiation Guarantee
 - High Dose RateELDRS Free

300 krad(Si) 100 krad(Si)

- Easy to Use Voltage Feedback Topology
- High Slew Rate 3000V/µs
- Wide Unity-Gain Bandwidth 100MHz
- Low Supply Current 2.3mA / Amplifier
- High Output Current 50mA / Amplifier
- Specified for ±15V and ±5V operation

Applications

- Scanner I- to -V Converters
- ADSL/HDSL Drivers
- Multimedia Broadcast Systems
- Video Amplifiers
- NTSC, PAL® and SECAM Systems
- ADC/DAC Buffers
- Pulse Amplifiers and Peak Detectors

Ordering Information


NS Part Number	SMD Part Number	NS Package Number	Package Description
LM6172AMJ-QML	5962-9560401QPA	J08A	8LD Ceramic Dip
LM6172AMJFQML	5962F9560401QPA 300 krad(Si)	J08A	8LD Ceramic Dip
LM6172AMJFQMLV	5962F9560401VPA 300 krad(Si)	J08A	8LD Ceramic Dip
LM6172AMWG-QML	5962-9560401QXA	WG16A	10LD Ceramic SOIC
LM6172AMWGFQMLV	5962F9560401VXA 300 krad(Si)	WG16A	10LD Ceramic SOIC
LM6172AMGW-QML	5962-9560402QXA	WG16A	10LD Ceramic SOIC
LM6172AMGWFQMLV	5962F9560402VXA 300 krad(Si)	WG16A	10LD Ceramic SOIC
LM6172AMGWRLQV ELDRS FREE(<i>Note 15</i>)	5962R9560403VXA 100 krad(Si)	WG16A	10LD Ceramic SOIC
LM6172 MDR	5962F9560401V9A 300 krad(Si)	(Note 1)	Bare Die
LM6172–MDE ELDRS FREE(<i>Note 15</i>)	5962R9560403V9A 100 krad(Si)	(Note 1)	Bare Die


Note 1: FOR ADDITIONAL DIE INFORMATION, PLEASE VISIT THE HI REL WEB SITE AT: www.national.com/analog/space/level_die

VIP® is a registered trademark of National Semiconductor Corporation.


PAL® is a registered trademark of and used under lisence from Advanced Micro Devices, Inc.


Connection Diagrams






LM6172 Driving Capacitive Load





LM6172 Simplified Schematic (Each Amplifier)



Absolute Maximum Ratings (Note 2)

Supply Voltage (V+ - V-) 36V Differential Input Voltage (Note 7) ±10V Maximum Junction Temperature 150°C Power Dissipation (Note 3), (Note 4) 1.03W Output Short Circuit to Ground (Note 6) Continuous Storage Temperature Range $-65^{\circ}\text{C} \le \text{T}_{\text{A}} \le +150^{\circ}\text{C}$ Common Mode Voltage Range V^{+} +0.3V to V^{-} -0.3V Input Current ±10mA Thermal Resistance (Note 8) θ_{IA} 8LD Ceramic Dip (Still Air) 100°C/W 8LD Ceramic Dip (500LF/Min Air Flow) 46°C/W 16LD Ceramic SOIC (Still Air) "WG" 124°C/W 16LD Ceramic SOIC (500LF/Min Air Flow) "WG" 74°C/W 16LD Ceramic SOIC (Still Air) "GW" 135°C/W 16LD Ceramic SOIC (500LF/Min Air Flow) "GW" 85°C/W $\boldsymbol{\theta}_{JC}$ 8LD Ceramic Dip (Note 4) 2°C/W 16LD Ceramic SOIC "WG" (Note 4) 6°C/W 16LD Ceramic SOIC "GW" 7°C/W Package Weight 8LD Ceramic Dip 980mg 16LD Ceramic SOIC "WG" 365mg 16LD Ceramic SOIC "GW" 410mg ESD Tolerance (Note 5) 4KV

Recommended Operating Conditions (Note 2)

Supply Voltage $5.5 \text{V} \le \text{V}_{\text{S}} \le 36 \text{V}$ Operating Temperature Range $-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$

Quality Conformance Inspection

Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25
13	Settling time at	+125
14	Settling time at	-55

LM6172 (±5V) Electrical Characteristics (Note 14)

DC Parameters

The following conditions apply, unless otherwise specified. T_J = 25°C, V⁺ = +5V, V⁻ = -5V, V_{CM} = 0V & R_L > 1M Ω

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
V	Input Offset Voltage				1.0	mV	1
V _{IO}	Input Onset Voltage				3.0	mV	2, 3
L_	Input Bias Current				2.5	μΑ	1
I _{IB}	Input Bias Current				3.5	μΑ	2, 3
1	Input Offset Current				1.5	μΑ	1
I _{IO}	input Onset Ourient				2.2	μΑ	2, 3
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 2.5V$		70		dB	1
	Common wode riejection riatio	V _{CM} - ±2.5 V		65		dB	2, 3
PSRR	Power Supply Rejection Ratio	V _S = ±15V to ±5V		75		dB	1
	Tower Supply Hejection Hallo			70		dB	2, 3
	Large Signal Voltage Gain	$IR_{i} = 1K\Omega$	(Note 9)	70		dB	1
Δ			(Note 9)	65		dB	2, 3
A_V	Large Signal Voltage Gain	$R_L = 100\Omega$	(Note 9)	65		dB	1
			(Note 9)	60		dB	2, 3
		$R_1 = 1K\Omega$		3.1	-3.1	V	1
Vo	Output Swing	In_ = 1K52		3.0	-3.0	V	2, 3
v O	Output Swing	$R_{\rm I} = 100\Omega$		2.5	-2.4	V	1
		In_ = 10052		2.4	-2.3	V	2, 3
		Sourcing R _L = 100Ω	(Note 13)	25		mA	1
	Output Current (Open Leen)	Sourcing H _L = 10052	(Note 13)	24		mA	2, 3
IL	Output Current (Open Loop)	Sinking P. = 1000	(Note 13)		-24	mA	1
		Sinking $R_L = 100\Omega$	(Note 13)		-23	mA	2, 3
1	Supply Current	Poth Amplifiors			6.0	mA	1
I _S	Supply Current	Both Amplifiers			7.0	mA	2, 3

DC Drift Parameters (Note 14)

The following conditions apply, unless otherwise specified. $T_J = 25^{\circ}C$, $V^+ = +5V$, $V^- = -5V$, $V_{CM} = 0V \& R_L > 1M\Omega$ Delta calculations performed on QMLV devices at group B , subgroup 5.

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
V _{IO}	Input Offset Voltage			-0.25	0.25	mV	1
I _{IB}	Input Bias Current			-0.50	0.50	μA	1
I _{IO}	Input Ofset Current			-0.25	0.25	μA	1

LM6172 (±15V) Electrical Characteristics

DC Parameters (Note 14)

The following conditions apply, unless otherwise specified. $T_J = 25^{\circ}C$, $V^+ = +15V$, $V^- = -15V$, $V_{CM} = 0V$, & $R_L = 1M\Omega$

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
V _{IO}	Input Offset Voltage				1.5	mV	1
V IO	Input Onset Voltage				3.5	mV	2, 3
I _{IB}	Input Bias Current				3.0	μΑ	1
'IB	input bias ouncil				4.0	μΑ	2, 3
1	Input Offset Current				2.0	μΑ	1
I _{IO}	input onset ourrent				3.0	μΑ	2, 3
CMRR	Common Mode Rejection Ratio	V _{CM} = ±10V		70		dB	1
	Common wode riejection riatio	VCM - ∓10 V		65		dB	2, 3
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 15V \text{ to } \pm 5V$		75		dB	1
	Tower Supply Rejection Hatio	V _S = ±13V to ±3V	70		dB	2, 3	
		$R_L = 1K\Omega$ (N	(<i>Note 9</i>)	75		dB	1
٨	Large Signal Voltage Gain		(<i>Note 9</i>)	70		dB	2, 3
A_V	Large Signal Voltage Gain		(<i>Note 9</i>)	65		dB	1
		In_ = 100s2	(Note 9)	60		dB	2, 3
		$R_1 = 1K\Omega$		12.5	-12.5	V	1
V_{O}	Output Swing	11 11\s2		12	-12	V	2, 3
v 0	Output Swing	$R_{\rm I} = 100\Omega$		6.0	-6.0	V	1
		11 100\$2		5.0	-5.0	V	2, 3
		Sourcing R _L = 100Ω	(Note 13)	60		mA	1
ı	Output Current (Open Loop)	Sourcing n _L = 10012	(Note 13)	50		mA	2, 3
IL	Output Current (Open Loop)	Sinking P = 1000	(Note 13)		-60	mA	1
		Sinking $R_L = 100\Omega$	(Note 13)		-50	mA	2, 3
1	Supply Current	Poth Amplifiare			8.0	mA	1
l _S	Supply Current	urrent Both Amplifiers			9.0	mA	2, 3

AC Parameters (Note 14)

The following conditions apply, unless otherwise specified. $T_J = 25$ °C, $V^+ = +15V$, $V^- = -15V$, $V_{CM} = 0V$

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
SR	I Siew Hate	$A_V = 2$, $V_I = \pm 2.5V$ 3nS Rise & Fall time	(Note 10), (Note 11)	1700		V/μS	4
GBW	Unity-Gain Bandwidth		(Note 12)	80		MHz	4

DC Drift Parameters (Note 14)

The following conditions apply, unless otherwise specified. $T_J = 25^{\circ}C$, $V^+ = +15V$, $V^- = -15V$, $V_{CM} = 0V$ Delta calculations performed on QMLV devices at group B , subgroup 5.

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
V _{IO}	Input Offset Voltage			-0.25	0.25	mV	1
I _{IB}	Input Bias Current			-0.50	0.50	μΑ	1
I _{IO}	Input Offset Current			-0.25	0.25	μΑ	1

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 4: The package material for these devices allows much improved heat transfer over our standard ceramic packages. In order to take full advantage of this improved heat transfer, heat sinking must be provided between the package base (directly beneath the die), and either metal traces on, or thermal vias through, the printed circuit board. Without this additional heat sinking, device power dissipation must be calculated using θ_{JA} , rather than θ_{JC} , thermal resistance. It must not be assumed that the device leads will provide substantial heat transfer out the package, since the thermal resistance of the leadframe material is very poor, relative to the material of the package base. The stated θ_{JC} thermal resistance is for the package material only, and does not account for the additional thermal resistance between the package base and the printed circuit board. The user must determine the value of the additional thermal resistance and must combine this with the stated value for the package, to calculate the total allowed power dissipation for the device.

Note 5: Human body model, 1.5 k Ω in series with 100 pF.

Note 6: Continuous short circuit operation can result in exceeding the maximum allowed junction temperature of 150°C

Note 7: Differential Input Voltage is measured at $V_S = \pm 15V$.

Note 8: All numbers apply for packages soldered directly into a PC board.

Note 9: Large signal voltage gain is the total output swing divided by the input signal required to produce that swing. For $V_S = \pm 15V$, $V_{OUT} = \pm 5V$. For $V_S = \pm 5V$, $V_{OUT} = \pm 1V$.

Note 10: See AN0009 for SR test circuit.

Note 11: Slew Rate measured between ±4V.

Note 12: See AN0009 for GBW test circuit.


Note 13: The open loop output current is guaranteed by measurement of the open loop output voltage swing using 100Ω output load.

Note 14: Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are guaranteed only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.


Note 15: Low dose rate testing has been performed per test method 1019, condition D, MIL-STD-883, with no enhanced low dose rate sensitivity (ELDRS) effect. Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics. Radiation end point limits for the noted parameters are guaranteed for only the conditions as specified in MIL-STD-883, Method 1019, condition D. The "03" device has been characterized to only 100k.

Typical Performance Characteristics Unless otherwise noted, $T_A = 25^{\circ}C$

Supply Voltage vs. Supply Current




Supply Current vs. Temperature




20159415


Input Offset Voltage vs. Temperature




Input Bias Current vs. Temperature



Short Circuit Current vs. Temperature (Sourcing)




Short Circuit Current vs. Temperature (Sinking)




20159435


Output Voltage vs. Output Current $(V_S = \pm 15V)$





Output Voltage vs. Output Current $(V_S = \pm 5V)$




CMRR vs. Frequency











Open-Loop Frequency Response




20159421

Open-Loop Frequency Response




Gain-Bandwidth Product vs. Supply Voltage at Different Temperature




Noise Voltage $(nV/\sqrt{\text{Hz}})$

Large Signal Voltage Gain vs. Load


20159422




Large Signal Voltage Gain vs. Load




Input Voltage Noise vs. Frequency




Input Voltage Noise vs. Frequency





Input Current Noise vs. Frequency 10




Input Current Noise vs. Frequency












Large Signal Pulse Response $A_V = +1, V_S = \pm 15V$




Small Signal Pulse Response $A_V = \pm 1$, $V_S = \pm 15V$




Large Signal Pulse Response $A_V = +1$, $V_S = \pm 5V$




Small Signal Pulse Response $A_V = +1$, $V_S = \pm 5V$




Large Signal Pulse Response $A_V = +2$, $V_S = \pm 15V$




Small Signal Pulse Response $A_V = +2$, $V_S = \pm 15V$



Large Signal Pulse Response $A_V = +2$, $V_S = \pm 5V$




Small Signal Pulse Response $A_V = +2$, $V_S = \pm 5V$




Time (50 ns/div)

20159409

Large Signal Pulse Response $A_V = -1$, $V_S = \pm 15V$




Small Signal Pulse Response $A_V = -1$, $V_S = \pm 15V$




Large Signal Pulse Response $A_V = -1$, $V_S = \pm 5V$


20159410




Small Signal Pulse Response $A_V = -1$, $V_S = \pm 5V$



Closed Loop Frequency Response vs. Supply Voltage $(A_V = +1)$




Closed Loop Frequency Response vs. Supply Voltage $(A_V = +2)$




20159429


Harmonic Distortion vs. Frequency $(V_S = \pm 15V)$




Harmonic Distortion vs. Frequency $(V_S = \pm 5V)$



Crosstalk Rejection vs. Frequency



Maximum Power Dissipation vs. Ambient Temperature



Application Notes

LM6172 PERFORMANCE DISCUSSION

The LM6172 is a dual high-speed, low power, voltage feedback amplifier. It is unity-gain stable and offers outstanding performance with only 2.3mA of supply current per channel. The combination of 100MHz unity-gain bandwidth, 3000V/µs slew rate, 50mA per channel output current and other attractive features makes it easy to implement the LM6172 in various applications. Quiescent power of the LM6172 is 138mW operating at ±15V supply and 46mW at ±5V supply.

LM6172 CIRCUIT OPERATION

The class AB input stage in LM6172 is fully symmetrical and has a similar slewing characteristic to the current feedback amplifiers. In the LM6172 Simplified Schematic (Page 2), Q1 through Q4 form the equivalent of the current feedback input buffer, $\rm R_{\rm E}$ the equivalent of the feedback resistor, and stage A buffers the inverting input. The triple-buffered output stage isolates the gain stage from the load to provide low output impedance.

LM6172 SLEW RATE CHARACTERISTIC

The slew rate of LM6172 is determined by the current available to charge and discharge an internal high impedance node capacitor. This current is the differential input voltage

divided by the total degeneration resistor R_{E} . Therefore, the slew rate is proportional to the input voltage level, and the higher slew rates are achievable in the lower gain configurations.

When a very fast large signal pulse is applied to the input of an amplifier, some overshoot or undershoot occurs. By placing an external series resistor such as $1k\Omega$ to the input of LM6172, the slew rate is reduced to help lower the overshoot, which reduces settling time.

REDUCING SETTLING TIME

The LM6172 has a very fast slew rate that causes overshoot and undershoot. To reduce settling time on LM6172, a $1k\Omega$ resistor can be placed in series with the input signal to decrease slew rate. A feedback capacitor can also be used to reduce overshoot and undershoot. This feedback capacitor serves as a zero to increase the stability of the amplifier circuit. A 2pF feedback capacitor is recommended for initial evaluation. When the LM6172 is configured as a buffer, a feedback resistor of $1k\Omega$ must be added in parallel to the feedback capacitor.

Another possible source of overshoot and undershoot comes from capacitive load at the output. Please see the section "Driving Capacitive Loads" for more detail.

DRIVING CAPACITIVE LOADS

Amplifiers driving capacitive loads can oscillate or have ringing at the output. To eliminate oscillation or reduce ringing, an isolation resistor can be placed as shown in *Figure 1*. The combination of the isolation resistor and the load capacitor forms a pole to increase stability by adding more phase margin to the overall system. The desired performance depends upon the value of the isolation resistor; the bigger the isolation resistor, the more damped (slow) the pulse response becomes. For LM6172, a 50Ω isolation resistor is recommended for initial evaluation.




FIGURE 1. Isolation Resistor Used to Drive Capacitive Load




FIGURE 2. The LM6172 Driving a 510pF Load with a 30Ω Isolation Resistor




FIGURE 3. The LM6172 Driving a 220 pF Load with a 50Ω Isolation Resistor

LAYOUT CONSIDERATION

Printed Circuit Boards And High Speed Op Amps

There are many things to consider when designing PC boards for high speed op amps. Without proper caution, it is very easy to have excessive ringing, oscillation and other degraded AC performance in high speed circuits. As a rule, the signal traces should be short and wide to provide low inductance and low impedance paths. Any unused board space needs to be grounded to reduce stray signal pickup. Critical components should also be grounded at a common point to eliminate voltage drop. Sockets add capacitance to the board and can affect frequency performance. It is better to solder the amplifier directly into the PC board without using any socket.

Using Probes

Active (FET) probes are ideal for taking high frequency measurements because they have wide bandwidth, high input impedance and low input capacitance. However, the probe ground leads provide a long ground loop that will produce errors in measurement. Instead, the probes can be grounded directly by removing the ground leads and probe jackets and using scope probe jacks.

Components Selection And Feedback Resistor

It is important in high speed applications to keep all component leads short because wires are inductive at high frequency. For discrete components, choose carbon composition-type resistors and mica-type capacitors. Surface mount components are preferred over discrete components for minimum inductive effect.

Large values of feedback resistors can couple with parasitic capacitance and cause undesirable effects such as ringing or oscillation in high speed amplifiers. For LM6172, a feedback resistor less than $1k\Omega$ gives optimal performance.

COMPENSATION FOR INPUT CAPACITANCE

The combination of an amplifier's input capacitance with the gain setting resistors adds a pole that can cause peaking or oscillation. To solve this problem, a feedback capacitor with a value

$$C_F > (R_G \times C_{IN})/R_F$$

can be used to cancel that pole. For LM6172, a feedback capacitor of 2pF is recommended. *Figure 4* illustrates the compensation circuit.




FIGURE 4. Compensating for Input Capacitance

POWER SUPPLY BYPASSING

Bypassing the power supply is necessary to maintain low power supply impedance across frequency. Both positive and negative power supplies should be bypassed individually by

placing $0.01\mu F$ ceramic capacitors directly to power supply pins and $2.2\mu F$ tantalum capacitors close to the power supply pins.




FIGURE 5. Power Supply Bypassing

TERMINATION

In high frequency applications, reflections occur if signals are not properly terminated. *Figure 6* shows a properly terminated signal while *Figure 7* shows an improperly terminated signal.




FIGURE 6. Properly Terminated Signal




FIGURE 7. Improperly Terminated Signal

To minimize reflection, coaxial cable with matching characteristic impedance to the signal source should be used. The other end of the cable should be terminated with the same value terminator or resistor. For the commonly used cables, RG59 has 75Ω characteristic impedance, and RG58 has 50Ω characteristic impedance.

POWER DISSIPATION

The maximum power allowed to dissipate in a device is defined as:

$$P_D = (T_{J(max)} - T_A)/\theta_{JA}$$

Where P_D is the power dissipation in a device

 $T_{J(max)}$ is the maximum junction temperature

T_A is the ambient temperature

 $\boldsymbol{\theta}_{JA}$ is the thermal resistance of a particular package

For example, for the LM6172 in a SO-16 package, the maximum power dissipation at 25°C ambient temperature is 1000mW.

Thermal resistance, θ_{JA} , depends on parameters such as die size, package size and package material. The smaller the die size and package, the higher θ_{JA} becomes. The 8-pin DIP package has a lower thermal resistance (95°C/W) than that of 8-pin SO (160°C/W). Therefore, for higher dissipation capability, use an 8-pin DIP package.

The total power dissipated in a device can be calculated as:

$$P_D = P_Q + P_L$$

 P_Q is the quiescent power dissipated in a device with no load connected at the output. P_L is the power dissipated in the device with a load connected at the output; it is not the power dissipated by the load.

Furthermore,

 P_Q : = supply current x total supply voltage with no load

P_L: = output current x (voltage difference between supply voltage and output voltage of the same supply)

For example, the total power dissipated by the LM6172 with $V_S=\pm 15V$ and both channels swinging output voltage of 10V into $1k\Omega$ is

 P_D : = $P_Q + P_L$


= 2[(2.3mA)(30V)] + 2[(10mA)(15V - 10V)]

: = 138mW + 100mW


: = 238mW

Application Circuits

I- to -V Converters




Differential Line Driver



Revision History

Released	Revision	Section	Changes
12/08/2010	Α	New Release, Corporate format	1 MDS data sheet converted into one Corp. data
			sheet format. MNLM6172AM-X-RH Rev 0A0 will be
			archived.
10/05/2011	В	Features, Ordering Information, Abs Max	Update Radiation, Add new ELDRS FREE die id,
		Ratings, Footnotes	'GW' NSID'S w/coresponding SMD numbers. Add
			'GW' Theta JA & Theta JC along with weight.Add
			Note 15, Modify Note 14. LM6172QML Rev A will be
			archived.

Physical Dimensions inches (millimeters) unless otherwise noted 0.400 MAX -R0.010 TYP 6 0.220 0.310 MAX 0.291 GLASS R0.025 TYP-2 3 0.045 0.065 TYP 0.290 GLASS 0.005 0.320 MIN SEALANT 0.180 0.020 0.200 MAX 0.060 MAX ↑ 0.150 0.125 MIN 0.200 90° ± 4° TYP 95° ± 5° TYP 0.055 MAX 0.310 BOTH ENDS 0.410 0.008 0.012 TYP 0.018 ± 0.003 TYP - 0.100 ± 0.010 TYP JOSA (REV K) 8-Lead Ceramic Dual-In-Line Package **ONS Package Number J08A** .410±.010 [10.41±0.25] . 250⁺; 020 [6.35⁺0.50 [6.35⁺0.12] SUPPLIER'S OPTION-LEAD 1 ID -(14X .050) [1.27] .010±.002 [0.25±0.05] RECOMMENDED LAND PATTERN 14X .050±.002 [1.27±0.05] .070+:010 [1.78+0.25] (R.015 TYP) ☐ .004 [0.1] .018 MAX TYP 0° - 4° T Y P .040±.003 [1.02±0.07] TYP -SEATING PLANE .008±.004 [0.2±0.1] .006±.002 TYP [0.15±0.05] CONTROLLING DIMENSION IS INCH VALUES IN [] ARE MILLIMETERS DIMENSIONS IN () FOR REFERENCE ONLY MIL-PRF-38535 CONFIGURATION CONTROL WG16A (Rev E) 16-Lead Ceramic SOIC Package NS Package Number WG16A 18



Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support			
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench		
Audio	www.national.com/audio	App Notes	www.national.com/appnotes		
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns		
Data Converters	www.national.com/adc	Samples	www.national.com/samples		
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards		
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging		
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green		
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts		
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality		
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback		
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy		
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions		
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero		
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic		
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications Audio www.ti.com/audio Communications and Telecom

www.ti.com/communications Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **Data Converters DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security

Logic Logic Space, Avionics and Defense www.ti.com/space-avionics-defense

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors <u>www.ti.com/omap</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

TI E2E Community Home Page <u>e2e.ti.com</u>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated