




N-channel TrenchMOS™ transistor

PSMN009-100W

FEATURES

- 'Trench' technology
- Very low on-state resistance
- Fast switching
- Low thermal resistance

SYMBOL



QUICK REFERENCE DATA

$V_{DSS} = 100\text{ V}$
$I_D = 100\text{ A}$
$R_{DS(ON)} \leq 9\text{ m}\Omega$

GENERAL DESCRIPTION

SiliconMAX products use the latest Philips Trench technology to achieve the lowest possible on-state resistance in each package at each voltage rating.

Applications:-


- d.c. to d.c. converters
- switched mode power supplies

The PSMN009-100W is supplied in the SOT429 (TO247) conventional leaded package.

PINNING

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

SOT429 (TO247)



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Drain-source voltage	$T_j = 25\text{ °C to }175\text{ °C}$	-	100	V
V_{DGR}	Drain-gate voltage	$T_j = 25\text{ °C to }175\text{ °C}; R_{GS} = 20\text{ k}\Omega$	-	100	V
V_{GS}	Gate-source voltage		-	± 20	V
I_D	Continuous drain current	$T_{mb} = 25\text{ °C}$	-	100 ¹	A
		$T_{mb} = 100\text{ °C}$	-	79	A
I_{DM}	Pulsed drain current	$T_{mb} = 25\text{ °C}$	-	300	A
P_D	Total power dissipation	$T_{mb} = 25\text{ °C}$	-	300	W
T_j, T_{stg}	Operating junction and storage temperature		-55	175	°C

¹ Maximum continuous current limited by package.

SiliconMAX

N-channel TrenchMOS™ transistor

PSMN009-100W

AVALANCHE ENERGY LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E_{AS}	Non-repetitive avalanche energy	Unclamped inductive load, $I_{AS} = 100$ A; $t_p = 100$ μ s; T_j prior to avalanche = 25°C; $V_{DD} \leq 50$ V; $R_{GS} = 50$ Ω ; $V_{GS} = 5$ V; refer to fig:15	-	650	mJ
I_{AS}	Non-repetitive avalanche current		-	100	A

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th,j-mb}$	Thermal resistance junction to mounting base	in free air	-	0.5	K/W
$R_{th,j-a}$	Thermal resistance junction to ambient		45	-	K/W

ELECTRICAL CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0$ V; $I_D = 0.25$ mA; $T_j = -55^\circ\text{C}$	100 89	- -	- -	V V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 1$ mA $T_j = 175^\circ\text{C}$ $T_j = -55^\circ\text{C}$	2.0 1.0 -	3.0 -	4.0 -	V V V
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10$ V; $I_D = 25$ A $T_j = 175^\circ\text{C}$	-	6.7 15	9 25	m Ω m Ω
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 10$ V; $V_{DS} = 0$ V	-	2	100	nA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100$ V; $V_{GS} = 0$ V; $T_j = 175^\circ\text{C}$	-	0.05	10 500	μ A μ A
$Q_{g(tot)}$	Total gate charge	$I_D = 100$ A; $V_{DD} = 80$ V; $V_{GS} = 10$ V	-	214	-	nC
Q_{gs}	Gate-source charge		-	45	-	nC
Q_{gd}	Gate-drain (Miller) charge		-	91	-	nC
$t_{d on}$	Turn-on delay time	$V_{DD} = 50$ V; $R_D = 2$ Ω ; $V_{GS} = 10$ V; $R_G = 5.6$ Ω Resistive load	-	40	-	ns
t_r	Turn-on rise time		-	100	-	ns
$t_{d off}$	Turn-off delay time		-	260	-	ns
t_f	Turn-off fall time		-	100	-	ns
L_d	Internal drain inductance	Measured from tab to centre of die Measured from drain lead to centre of die Measured from source lead to source bond pad	-	3.5	-	nH
L_d	Internal drain inductance		-	4.5	-	nH
L_s	Internal source inductance		-	7.5	-	nH
C_{iss}	Input capacitance	$V_{GS} = 0$ V; $V_{DS} = 25$ V; $f = 1$ MHz	-	9000	-	pF
C_{oss}	Output capacitance		-	1000	-	pF
C_{rss}	Feedback capacitance		-	650	-	pF

SiliconMAX

N-channel TrenchMOS™ transistor

PSMN009-100W







REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_S	Continuous source current (body diode)		-	-	100	A
I_{SM}	Pulsed source current (body diode)		-	-	300	A
V_{SD}	Diode forward voltage	$I_F = 25\text{ A}; V_{GS} = 0\text{ V}$	-	0.82	1.2	V
		$I_F = 75\text{ A}; V_{GS} = 0\text{ V}$	-	0.95	-	V
t_{rr}	Reverse recovery time	$I_F = 20\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$	-	100	-	ns
Q_{rr}	Reverse recovery charge		-	0.5	-	μC



N-channel TrenchMOS™ transistor







PSMN009-100W





N-channel TrenchMOS™ transistor




PSMN009-100W





N-channel TrenchMOS™ transistor

PSMN009-100W






N-channel TrenchMOS™ transistor

PSMN009-100W

MECHANICAL DATA



Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Refer to mounting instructions for SOT429 envelope.
3. Epoxy meets UL94 V0 at 1/8".