


SiliconMAX**N-channel TrenchMOS™ transistor****PSMN009-100W****FEATURES**

- 'Trench' technology
- Very low on-state resistance
- Fast switching
- Low thermal resistance

SYMBOL**QUICK REFERENCE DATA**

$$V_{DSS} = 100 \text{ V}$$

$$I_D = 100 \text{ A}$$

$$R_{DS(ON)} \leq 9 \text{ m}\Omega$$

GENERAL DESCRIPTION

SiliconMAX products use the latest Philips Trench technology to achieve the lowest possible on-state resistance in each package at each voltage rating.


Applications:-

- d.c. to d.c. converters
- switched mode power supplies

The PSMN009-100W is supplied in the SOT429 (TO247) conventional leaded package.

PINNING

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

SOT429 (TO247)**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Drain-source voltage	$T_j = 25 \text{ }^\circ\text{C to } 175 \text{ }^\circ\text{C}$	-	100	V
V_{DGR}	Drain-gate voltage	$T_j = 25 \text{ }^\circ\text{C to } 175 \text{ }^\circ\text{C}; R_{GS} = 20 \text{ k}\Omega$	-	100	V
V_{GS}	Gate-source voltage	-	± 20	-	V
I_D	Continuous drain current	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	100 ¹	A
I_{DM}	Pulsed drain current	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	79	A
P_D	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	300	A
T_j, T_{stg}	Operating junction and storage temperature	$T_{mb} = 25 \text{ }^\circ\text{C}$	- 55	300	W
				175	$^\circ\text{C}$

¹ Maximum continuous current limited by package.

Silicon MAX

N-channel TrenchMOS™ transistor

PSMN009-100W

AVALANCHE ENERGY LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E_{AS}	Non-repetitive avalanche energy	Unclamped inductive load, $I_{AS} = 100 \text{ A}$; $t_p = 100 \mu\text{s}$; T_j prior to avalanche = 25°C ; $V_{DD} \leq 50 \text{ V}$; $R_{GS} = 50 \Omega$; $V_{GS} = 5 \text{ V}$; refer to fig:15	-	650	mJ
I_{AS}	Non-repetitive avalanche current		-	100	A

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	0.5	K/W
$R_{th j-a}$	Thermal resistance junction to ambient	in free air	45	-	K/W

ELECTRICAL CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}$; $I_D = 0.25 \text{ mA}$	100	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 1 \text{ mA}$	89 2.0	- 3.0	4.0	V
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10 \text{ V}$; $I_D = 25 \text{ A}$	$T_j = -55^\circ\text{C}$ $T_j = 175^\circ\text{C}$	1.0	-	V
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 10 \text{ V}$; $V_{DS} = 0 \text{ V}$	$T_j = -55^\circ\text{C}$	-	6	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100 \text{ V}$; $V_{GS} = 0 \text{ V}$	$T_j = 175^\circ\text{C}$	-	25	mΩ
$Q_{g(tot)}$	Total gate charge	$I_D = 100 \text{ A}$; $V_{DD} = 80 \text{ V}$; $V_{GS} = 10 \text{ V}$	-	15	100	nA
Q_{gs}	Gate-source charge		-	2	-	μA
Q_{gd}	Gate-drain (Miller) charge		-	0.05	10	μA
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 50 \text{ V}$; $R_D = 2 \Omega$	-	40	-	ns
t_r	Turn-on rise time	$V_{GS} = 10 \text{ V}$; $R_G = 5.6 \Omega$	-	100	-	ns
$t_{d(off)}$	Turn-off delay time	Resistive load	-	260	-	ns
t_f	Turn-off fall time		-	100	-	ns
L_d	Internal drain inductance	Measured from tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead to source bond pad	-	7.5	-	nH
C_{iss}	Input capacitance	$V_{GS} = 0 \text{ V}$; $V_{DS} = 25 \text{ V}$; $f = 1 \text{ MHz}$	-	9000	-	pF
C_{oss}	Output capacitance		-	1000	-	pF
C_{rss}	Feedback capacitance		-	650	-	pF



N-channel TrenchMOS™ transistor

PSMN009-100W

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_s	Continuous source current (body diode)		-	-	100	A
I_{sm}	Pulsed source current (body diode)		-	-	300	A
V_{sd}	Diode forward voltage	$I_F = 25 \text{ A}; V_{GS} = 0 \text{ V}$ $I_F = 75 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.82 0.95	1.2 -	V V
t_{rr} Q_{rr}	Reverse recovery time Reverse recovery charge	$I_F = 20 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s};$ $V_{GS} = 0 \text{ V}; V_R = 30 \text{ V}$	-	100 0.5	- -	ns μC

Silicon MAX

N-channel TrenchMOS™ transistor

PSMN009-100W




Fig.1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D / P_{D, 25^\circ C} = f(T_{mb})$




Fig.4. Transient thermal impedance.
 $Z_{th j-mb} = f(t_p)$; parameter $D = t_p/T$




Fig.2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D / I_{D, 25^\circ C} = f(T_{mb})$




Fig.5. Typical output characteristics, $T_j = 25^\circ C$.
 $I_D = f(V_{DS})$; parameter V_{GS}




Fig.3. Safe operating area. $T_{mb} = 25^\circ C$
 I_D & $I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p




Fig.6. Typical on-state resistance, $T_j = 25^\circ C$.
 $R_{DS(ON)} = f(V_{GS})$

Silicon MAX

N-channel TrenchMOS™ transistor

PSMN009-100W




Fig.7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; parameter T_j




Fig.10. Gate threshold voltage.
 $V_{GS(TO)} = f(T_j)$; conditions: $I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$




Fig.8. Typical transconductance, $T_j = 25^\circ C$.
 $g_{fs} = f(I_D)$




Fig.11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; $T_j = 25^\circ C$




Fig.9. Normalised drain-source on-state resistance.
 $R_{DS(ON)}/R_{DS(ON)25^\circ C} = f(T_j)$




Fig.12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0 \text{ V}$; $f = 1 \text{ MHz}$

Silicon MAX

N-channel TrenchMOS™ transistor

PSMN009-100W




Fig.13. Typical turn-on gate-charge characteristics
 $V_{GS} = f(Q_G)$




Fig.15. Maximum permissible non-repetitive avalanche current (I_{AS}) versus avalanche time (t_{AV}); unclamped inductive load





Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0\text{ V}$; parameter T_j

Silicon MAX

N-channel TrenchMOS™ transistor

PSMN009-100W

MECHANICAL DATA**Notes**

- Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
- Refer to mounting instructions for SOT429 envelope.
- Epoxy meets UL94 V0 at 1/8".