# LH28F008SAN-12

Flash Memory 8M (1M × 8)

(Model No.: LHF08SZJ)

Spec No.: EL114085

Issue Date: April 28, 1999

# SHARP

### LHF08SZJ

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - ·Office electronics
    - ·Instrumentation and measuring equipment
    - · Machine tools
    - · Audiovisual equipment
    - · Home appliance
    - ·Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - ·Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - · Mainframe computers
    - ·Traffic control systems
    - ·Gas leak detectors and automatic cutoff devices
    - ·Rescue and security equipment
    - ·Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - · Aerospace equipment
    - ·Communications equipment for trunk lines
    - ·Control equipment for the nuclear power industry
    - · Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.





# LHF08SZJ

	CONTENTS		
1	FEATURES		2
2	PRODUCT OVERVIEW		3
3	PRINCIPLES OF OPERATION		8
4	BUS OPERATION		9
5	COMMAND DEFINITIONS		11
6	EXTENDED BLOCK ERASE/BYTE WRITE CYCLING	•••••	13
7	AUTOMATED BYTE WRITE		13
8	AUTOMATED BLOCK ERASE		13
9	DESIGN CONSIDERATIONS		13
10	ABSOLUTE MAXIMUM RATINGS		18
11	OPERATING CONDITIONS		18
12	DC CHARACTERISTICS		18
13	CAPACITANCE		19
14	AC CHARACTERISTICS		20
15	BLOCK ERASE AND BYTE WRITE PERFORMANCE		23
16	ALTERNATIVE CE#-CONTROLLED WRITES		25
17	PACKAGING AND PACKING SPECIFICATION		27



# LH28F008SAN-12 8M-BIT (1MBit x 8) FLASH MEMORY

#### 1. FEATURES

- High-Density Symmetrically Blocked Architec Very High-Performance Read
  - Sixteen 64K-Byte Blocks
- Extended Cycling Capability
  - 100,000 Block Erase Cycles
  - 1.6 Million Block Erase Cycles per Chip
- Automated Byte Write and Block Erase
  - Command User Interface
  - Status Register
- System Performance Enhancements
  - RY/BY# Status Output
  - Erase Suspend Capability
- Deep-Powerdown Mode
  - 10µA I<sub>CC</sub> Maximum

- - 120ns Maximum Access Time
- Operating Temperature
  - -0°C to +70°C
- SRAM-Compatible Write Interface
- Hardware Data Protection Feature
  - Erase/Write Lockout during Power Transitions
- · Industry Standard Packaging
  - 44-Lead PSOP
- ETOX™ Nonvolatile Flash Technology
  - 12V Byte Write/Block Erase
- CMOS Process (P-type silicon substrate)
- · Not designed or rated as radiation hardened

SHARP's LH28F008SAN-12 8 Mbit Flash Memory is the highest density nonvolatile read/write solution for solid state storage. The LH28F008SA's extended cycling, symmetrically blocked architecture, fast access time, write automation and low power consumption provide a more reliable, lower power, lighter weight and higher performance alternative to traditional rotating disk technology. The LH28F008SAN-12 brings new capabilities to portable computing. Application and operating system software stored in resident flash memory arrays provide instant-on rapid execute-in-place and protection from obsolescence through in-system software updates. Resident software also extends system battery life and increases reliability by reducing disk drive accesses.

For high density data acquisition applications, the LH28F008SAN-12 offers a more cost-effective and reliable alternative to SRAM and battery. Traditional high density embedded applications, such as telecommunications, can take advantage of the LH28F008SA's nonvolatility, blocking and minimal system code requirements for flexible firmware and modular soft-

The LH28F008SAN-12 is offered in 44-lead PSOP package. Pin assignments simplify board layout when integrating multiple devices in a flash memory array or subsystem. This device uses an integrated Command User Interface and state machine for simplified block erasure and byte write. The LH28F008SAN-12 memory map consists of 16 separately erasable 64K-byte blocks.

SHARP's LH28F008SAN-12 employs advanced CMOS circuitry for systems requiring low power consumption and noise immunity. Its 120ns access time provides superior performance when compared with magnetic storage media. A deep powerdown mode lowers power consumption to 50µW maximum thru V<sub>CC</sub>, crucial in portable computing, handheld instrumentation and other low-power applications. The RP# power control input also provides absolute data protection during system powerup/down.

<sup>\*</sup> ETOX is a trademark of Intel Corporation.



# 2. PRODUCT OVERVIEW

The LH28F008SAN-12 is a high-performance **8M-bit** (8,388,608 bit) memory organized as **1M-byte** (1,048,576 bytes) of 8 bits each. **Sixteen 64K-Byte** (65,536 byte) **blocks** are included on the LH28F008SAN-12. A memory map is shown in Figure 4 of this specification. A block erase operation erases one of the sixteen blocks of memory in typically **1.6s**, independent of the remaining blocks. Each block can be independently erased and written **100,000 cycles**. **Erase Suspend** mode allows system software to suspend block erase to read data or execute code from any other block of the LH28F008SAN-12.

The LH28F008SAN-12 is available in the **44-lead PSOP** (Plastic Small Outline Package) package. Pinout is shown in Figure 2 of this specification.

The **Command User Interface** serves as the interface between the microprocessor or microcontroller and the internal operation of the LH28F008SAN-12.

Byte Write and Block Erase Automation allow byte write and block erase operations to be executed using a two-write command sequence to the Command User Interface. The internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for byte write and block erase operations, including verifications, thereby unburdening the microprocessor or microcontroller. Writing of memory data is performed in byte increments typically within 8µs. Ipp byte write and block erase currents are 10mA typical, 30mA maximum. Vpp byte write and block erase voltage is 11.4V to 12.6V.

The **Status Register** indicates the status of the WSM and when the WSM successfully completes the desired byte write or block erase operation.

The RY/BY# output gives an additional indicator of WSM activity, providing capability for both hardware signal of status (versus software polling) and status masking (interrupt masking for background erase, for example). Status polling using RY/BY# minimizes both CPU overhead and system power consumption. When low, RY/BY# indicates that the WSM is performing a block erase or byte write operation. RY/BY# high indicates that the WSM is ready for new commands, block erase is suspended or the device is in deep powerdown mode.

Maximum access time is 120ns (t<sub>ACC</sub>) over the commercial temperature range (0°C to +70°C) and over V<sub>CC</sub> supply voltage range (4.5V to 5.5V). I<sub>CC</sub> active current (CMOS Read) is 20mA typical, 35mA maximum at 8MHz.


When the CE# and RP# pins are at V<sub>CC</sub>, the I<sub>CC</sub> CMOS Standby mode is enabled.

A Deep Powerdown mode is enabled when the RP# pin is at GND, minimizing power consumption and providing write protection. Icc current in deep powerdown is 10μA maximum. Reset time of 400ns is required from RP# switching high until outputs are valid to read attempts. Equivalently, the device has a wake time of 1μs from RP# high until writes to the Command User Interface are recognized by the LH28F008SAN-12. With RP# at GND, the WSM is reset and the Status Register is cleared.

Please do not execute reprogramming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit. In case of reprogramming "0" to the data which has been programed "1".

- •Program "0" for the bit in which you want to change data from "1" to "0".
- •Program "1" for the bit which has already been programmed "0".

For example, changing data from "10111101" to "10111100" requires "11111110" programming.




# LHF08SZJ

Table 1. Pin Description

Symbol	Туре	Name and Function			
A <sub>0</sub> -A <sub>19</sub>	INPUT	ADDRESS INPUTS: for memory addresses. Addresses are internally latched during a write cycle.			
DQ <sub>0</sub> -DQ <sub>7</sub>	INPUT/OUTPUT	DATA INPUT/OUTPUTS: Inputs data and commands during Command User Interface write cycles; outputs data during memory array, Status Register and Identifier read cycles. The data pins are active high and float to tri-state off when the chip is deselected or the outputs are disabled. Data is internally latched during a write cycle.			
CE#  CHIP ENABLE: Activates the device's control logic input buffer decoders, and sense amplifiers. CE# is active low; CE# high comemory device and reduces power consumption to standby let					
RP#	INPUT	RESET/POWERDOWN: Puts the device in deep powerdown mode and resets internal automation. RP# is active low: RP# high gates normal			
OE#	· INPUT	OUTPUT ENABLE: Gates the device's outputs through the data buffers during a read cycle. OE# is active low.			
WE#	INPUT	WRITE ENABLE: Controls writes to the Command User Interface and array blocks. WE# is active low. Addresses and data are latched on the rising edge of the WE# pulse.			
RY/BY#  OUTPUT  OUTPUT  OUTPUT  OUTPUT  READY/BUSY#: Indicates the status of th When low, it indicates that the WSM is per write operation. RY/BY# high indicates that commands, block erase is suspended or the powerdown mode. RY/BY# is always active off when the chip is deselected or data out the array or writing bytes of each block.  VPP  SUPPLY  READY/BUSY#: Indicates the status of the When low, it indicates that the WSM is per write operation. RY/BY# high indicates that the WSM is per write operation. RY/BY# high indicates that the WSM is per write operation. RY/BY# high indicates that the WSM is per write operation. RY/BY# high indicates that the WSM is per write operation. RY/BY# high indicates that the WSM is per write operation. RY/BY# high indicates that the WSM is per write operation. RY/BY# high indicates that the WSM is per write operation. RY/BY# high indicates that the WSM is per write operation. RY/BY# high indicates that commands, block erase is suspended or the powerdown mode. RY/BY# is always active off when the chip is deselected or data out the array or writing bytes of each block.  VPP		READY/BUSY#: Indicates the status of the internal Write State Machine. When low, it indicates that the WSM is performing a block erase or byte write operation. RY/BY# high indicates that the WSM is ready for new commands, block erase is suspended or the device is in deep powerdown mode. RY/BY# is always active and does NOT float to tri-state off when the chip is deselected or data outputs are disabled.			
V <sub>cc</sub>	SUPPLY	DEVICE POWER SUPPLY (5V±0.5V)			
GND	SUPPLY	GROUND			
NC NO CONNECT: Lead is not internal connected; recommend to be					

# LHF08SZJ



÷






Figure 3. LH28F008SA Array Interface to 386SL Microprocessor Superset through PI Bus (Including RY/BY# Masking and Selective Powerdown), for DRAM Backup during System SUSPEND, Resident O/S and Applications and Motherboard Solid-State Disk.



#### 3. PRINCIPLES OF OPERATION

The LH28F008SAN-12 includes on-chip write automation to manage write and erase functions. The Write State Machine allows for: 100% TTL-level control inputs; fixed power supplies during block erasure and byte write; and minimal processor overhead with SRAM-like interface timings.

After initial device powerup, or after return from deep powerdown mode (see Bus Operations), the LH28F008SAN-12 functions as a read-only memory. Manipulation of external memory-control pins allow array read, standby and output disable operations. Both Status Register and intelligent identifiers can also be accessed through the Command User Interface when VPP=VPPL.

This same subset of operations is also available when high voltage is applied to the V<sub>PP</sub> pin. In addition, high voltage on V<sub>PP</sub> enables successful block erasure and byte writing of the device. All functions associated with altering memory contents — byte write, block erase, status and intelligent identifier — are accessed via the Command User Interface and verified thru the Status Register.

Commands are written using standard microprocessor write timings. Command User Interface contents serve as input to the WSM, which controls the block erase and byte write circuitry. Write cycles also internally latch addresses and data needed for byte write or block erase operations. With the appropriate command written to the register, standard microprocessor read timings output array data, access the intelligent identifier codes, or output byte write and block erase status for verification.

Interface software to initiate and poll progress of internal byte write and block erase can be stored in any of the LH28F008SAN-12 blocks. This code is copied to, and executed from, system RAM during actual flash memory update. After successful completion of byte write and/or block erase, code/data reads from the LH28F008SAN-12 are again possible via the Read Array command. Erase suspend/resume capability allows system software to suspend block erase to read data and execute code from any other block.

FFFFF F0000	64K-byte Block
EFFFF E0000	64K-byte Block
DFFFF D0000	64K-byte Block
CFFFF C0000	64K-byte Block
BFFFF B0000 AFFFF	64K-byte Block
A0000 9FFFF	64K-byte Block
90000 8FFFF	64K-byte Block
80000 7FFFF	64K-byte Block
70000 6FFFF	64K-byte Block
60000 5FFFF 50000	64K-byte Block
4FFFF 40000	64K-byte Block
3FFFF 30000	64K-byte Block
2FFFF 20000	64K-byte Block
1FFFF   10000	64K-byte Block
0FFFF 000000	64K-byte Block
ŀ	

Figure 4. Memory Map

# Command User Interface and Write Automation

An on-chip state machine controls block erase and byte write, freeing the system processor for other tasks. After receiving the Erase Setup and Erase Confirm commands, the state machine controls block pre-conditioning and erase, returning progress via the Status Register and RY/BY# output. Byte write is similarly controlled, after destination address and expected data are supplied. The program and erase algorithms of past standard Flash memories are now regulated by the state machine, including pulse repetition where required and internal verification and margining of data.



#### **Data Protection**

Depending on the application, the system designer may choose to make the  $V_{PP}$  power supply switchable (available only when memory byte writes/block erases are required) or hardwired to  $V_{PPH}$ . When  $V_{PP}=V_{PPL}$ , memory contents cannot be altered. The LH28F008SAN-12 Command User Interface architecture provides protection from unwanted byte write or block erase operations even when high voltage is applied to  $V_{PP}$ . Additionally, all functions are disabled whenever  $V_{CC}$  is below the write lockout voltage  $V_{LKO}$ , or when RP# is at  $V_{IL}$ . The LH28F008SAN-12 accommodates either design practice and encourages optimization of the processor-memory interface.

The two-step byte write/block erase Command User Interface write sequence provides additional software write protection.

#### 4. BUS OPERATION

Flash memory reads, erases and writes in-system via the local CPU. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

#### Read

The LH28F008SAN-12 has three read modes. The memory can be read from any of its blocks, and information can be read from the intelligent identifier or Status Register. V<sub>PP</sub> can be at either V<sub>PPL</sub> or V<sub>PPH</sub>.

The first task is to write the appropriate read mode command to the Command User Interface (array, intelligent identifier, or Status Register). The LH28F008SAN-12 automatically resets to Read Array mode upon initial device powerup or after exit from deep powerdown. The LH28F008SAN-12 has four control pins, two of which must be logically active to obtain data at the outputs. Chip Enable (CE#) is the device selection control, and when active enables the selected memory device. Output Enable (OE#) is the data input/output (DQ0-DQ7) direction control, and when active drives data from the selected memory onto the I/O bus. RP# and WE# must also be at  $V_{\rm IH}$ . Figure 8 illustrates read bus cycle waveforms.

#### **Output Disable**

With OE# at a logic-high level ( $V_{IH}$ ), the device outputs are disabled. Output pins ( $DQ_0$ - $DQ_7$ ) are placed in a high-impedance state.

#### Standby

CE# at a logic-high level (V $_{\rm IH}$ ) places the LH28F008SAN-12 in standby mode. Standby operation disables much of the LH28F008SA's circuitry and substantially reduces device power consumption. The outputs (DQ $_{\rm O}$ -DQ $_{\rm T}$ ) are placed in a high-impedence state independent of the status of OE#. If the LH28F008SAN-12 is deselected during block erase or byte write, the device will continue functioning and consuming normal active power until the operation completes.

Table 2. Bus Operations (1,2)

Mode	Notes	RP#	CE#	OE#	WE#	A <sub>0</sub>	V <sub>PP</sub>	DQ <sub>0-7</sub>	RY/BY# <sup>(3)</sup>
Read	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	D <sub>OUT</sub>	Х
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	High Z	Х
Standby		V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	High Z	Х
Deep PowerDown		V <sub>IL</sub>	Х	Х	Х	Х	Х	High Z	V <sub>OH</sub>
Intelligent Identifier (Mfr)	6	VIH	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	89H	V <sub>OH</sub>
Intelligent Identifier (Device)	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>iH</sub>	Х	A2H	V <sub>OH</sub>
Write	4,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	D <sub>IN</sub>	×

#### NOTES:

- 1. Refer to DC Characteristics. When  $V_{PP}=V_{PPL}$ , memory contents can be read but not written or erased.
- 2. X can be  $V_{IL}$  or  $V_{IH}$  for control pins and addresses, and  $V_{PPL}$  or  $V_{PPH}$  for  $V_{PP}$ . See DC Characteristics for  $V_{PPL}$  and  $V_{PPH}$  voltages.
- 3. RY/BY# is V<sub>OL</sub> when the Write State Machine is executing internal block erase or byte write algorithms. It is V<sub>OH</sub> when the WSM is not busy, in Erase Suspend mode or deep powerdown mode.
- Command writes involving block erase or byte write are only successfully executed when V<sub>PP</sub>=V<sub>PPH</sub>.
- Refer to Table 3 for valid D<sub>IN</sub> during a write operation.
- 6. Don't use the timing both OE# and WE# are  $V_{IL},\ \ \mathcal{Z}$



#### **Deep Power-Down**

The LH28F008SAN-12 offers a deep powerdown feature, entered when RP# is at  $V_{IL}$ . Current draw thru  $V_{CC}$  is  $10\mu A$  maximum in deep powerdown mode, with current draw through  $V_{PP}$  maximal  $5\mu A$ . During read modes, RP#-low deselects the memory, places output drivers in a high-impedence state and turns off all internal circuits. The LH28F008SAN-12 requires time  $t_{PHQV}$  (see AC Characteristics-Read-Only Operations) after return from powerdown until initial memory access outputs are valid. After this wakeup interval, normal operation is restored. The Command User Interface is reset to Read Array, and the upper 5bits of the Status Register are cleared to value 10000, upon return to normal operation.

During block erase or byte write modes, RP# low will abort either operation. Memory contents of the block being altered are no longer valid as the data will be partially written or erased. Time tpHwL after RP# goes to logic-high (VIH) is required before another command can be written.

# Intelligent Identifier Operation

The intelligent identifier operation outputs the manufacturer code, 89H; and the device code, A2H for the LH28F008SAN-12. The system CPU can then automatically match the device with its proper block erase and byte write algorithms.

The manufacturer- and device-codes are read via the Command User Interface. Following a write of 90H to the Command User Interface, a read from address location 00000H outputs the manufacturer code (89H). A read from address 00001H outputs the device code (A2H). It is not necessary to have high voltage applied to V<sub>PP</sub> to read the intelligent identifiers from the Command User Interface.

#### Write

Writes to the Command User Interface enable reading of device data and intelligent identifiers. They also control inspection and clearing of the Status Register. Additionally, when V<sub>PP</sub>=V<sub>PPH</sub>, the Command User Interface controls block erasure and byte write. The contents of the interface register serve as input to the internal state machine.

Table 3. Command Definitions (6)

Table 6. Command Definitions									
Command	Bus Cycles	Notes	Firs	Bus Cycle	•	Second Bus Cycle			
	Req'd		Operation <sup>(1)</sup>	Address <sup>(2</sup>	Data <sup>(3)</sup>	Operation <sup>(1)</sup>	Address <sup>(2)</sup>	Data <sup>(3)</sup>	
Read Array/Reset	1		Write	Х	FFH				
Intelligent Identifier	3	4	Write	Х	90H	Read	IA	IID	
Read Status Register	2		Write	Х	70H	Read	Х	SRD	
Clear Status Register	1		Write	×	50H				
Erase Setup/Erase Confirm	2		Write	ВА	20H	Write	ВА	DOH	
Erase Suspend/Erase Resume	2		Write	Х	вон	Write	Х	D0H	
Byte Write Setup/Write	2	5	Write	WA	40H	Write	WA	WD	
Alternate Byte Write Setup/Write	2	5	Write	WA	10H	Write	WA	WD	

# NOTES:

- 1. Bus operations are defined in Table 2.
- 2. IA=Identifier Address: 00H for manufacturer code, 01H for device code.
  - BA=Address within the block being erased.
  - WA=Address of memory location to be written.
- 3. SRD=Data read from Status Register. See Table 4 for a description of the Status Register bits.
  - WD=Data to be written at location WA. Data is latched on the rising edge of WE#. IID=Data read from intelligent identifiers.
- 4. Following the intelligent identifier command, two read operations access manufacture and device codes.
- 5. Either 40H or 10H are recognized by the WSM as the Byte Write Setup command.
- 6. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.



The Command User Interface itself does not occupy an addressable memory location. The interface register is a latch used to store the command and address and data information needed to execute the command. Erase Setup and Erase Confirm commands require both appropriate command data and an address within the block to be erased. The Byte Write Setup command requires both appropriate command data and the address of the location to be written, while the Byte Write command consists of the data to be written and the address of the location to be written.

The Command User Interface is written by bringing WE# to a logic-low level ( $V_{IL}$ ) while CE# is low. Addresses and data are latched on the rising edge of WE#. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the AC Waveforms for Write Operations, Figure 9, for specific timing parameters.

#### 5. COMMAND DEFINITIONS

When V<sub>PPL</sub> is applied to the V<sub>PP</sub> pin, read operations from the Status Register, intelligent identifiers, or array blocks are enabled. Placing V<sub>PPH</sub> on V<sub>PP</sub> enables successful byte write and block erase operations as well. Device operations are selected by writing specific commands into the Command User Interface. Table 3 defines the LH28F008SAN-12 commands.


# **Read Array Command**

Upon initial device powerup and after exit from deep powerdown mode, the LH28F008SAN-12 defaults to Read Array mode. This operation is also initiated by writing FFH into the Command User Interface. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the Command User Interface contents are altered. Once the internal Write State Machine has started a block erase or byte write operation, the device will not recognize the Read Array command, until the WSM has completed its operation. The Read Array command is functional when V<sub>PP</sub>=V<sub>PPL</sub> or V<sub>PPH</sub>.

# Intelligent Identifier Command

The LH28F008SAN-12 contains an intelligent identifier operation, initiated by writing 90H into the Command User Interface. Following the command write, a read cycle from address 00000H retrieves the manufacturer code of 89H. A read cycle from address 00001H returns the device code of A2H. To terminate the operation, it is necessary to write another valid command into the register. Like the Read Array command, the intelligent identifier command is functional when V<sub>PP</sub>=V<sub>PPL</sub> or V<sub>PPH</sub>.

**Table 4. Status Register Definitions** 



SR. 7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

SR. 6 = ERASE SUSPEND STATUS (ESS)

1 = Erase Suspended

0 = Erase in Progress/Completed

SR. 5 = ERASE STATUS (ES)

1 = Error in Block Erasure

0 = Successful Block Erase

SR. 4 = BYTE WRITE STATUS (BWS)

1 = Error in Byte Write

0 = Successful Byte Write

SR. 3 = V<sub>PP</sub> STATUS (VPPS)

1 = V<sub>PP</sub> Low Detect; Operation Abort

0 = VPP OK

SR. 2-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

These bits are reserved for future use and should be masked out when polling the Status Register.

#### NOTES:

RY/BY# or the Write State Machine Status bit must first be checked to determine byte write or block erase completion, before the Byte Write or Erase Status bit are checked for success. If the Byte Write AND Erase Status bits are set to "1"s during a block erase attempt, an improper command sequence was entered. Attempt the operation again.

If  $V_{PP}$  low status is detected, the Status Register must be cleared before another byte write or block erase operation is attempted. The  $V_{PP}$  Status bit, unlike an A/D converter, does not provide continuous indication of  $V_{PP}$  level. The WSM interrogates the  $V_{PP}$  level only after the byte write or block erase command sequences have been entered and informs the system if  $V_{PP}$  has not been switched on. The  $V_{PP}$  Status bit is not guaranteed to report accurate feedback between  $V_{PPL}$  and  $V_{PPH}$ .



#### **Read Status Register Command**

The LH28F008SAN-12 contains a Status Register which may be read to determine when a byte write or block erase operation is complete, and whether that operation completed successfully. The Status Register may be read at any time by writing the Read Status Register command (70H) to the Command User Interface. After writing this command, all subsequent read operations output data from the Status Register, until another valid command is written to the Command User Interface. The contents of the Status Register are latched on the falling edge of OE# or CE#, whichever occurs last in the read cycle. OE# or CE# must be toggled to V<sub>IH</sub> before further reads to update the Status Register latch. The Read Status Register command functions when V<sub>PP</sub>=V<sub>PPL</sub> or V<sub>PPH</sub>.

# **Clear Status Register Command**

The Erase Status and Byte Write Status bits are set to "1"s by the Write State Machine and can only be reset by the Clear Status Register Command. These bits indicate various failure conditions (see Table 4). By allowing system software to control the resetting of these bits, several operations may be performed (such as cumulatively writing several bytes or erasing multiple blocks in sequence). The Status Register may then be polled to determine if an error occurred during that sequence. This adds flexibility to the way the device may be used.

Additionally, the V<sub>PP</sub> Status bit (SR.3) MUST be reset by system software before further byte writes or block erases are attempted. To clear the Status Register, the Clear Status Register command (50H) is written to the Command User Interface. The Clear Status Register command is functional when V<sub>PP</sub>=V<sub>PPL</sub> or V<sub>PPH</sub>.

#### **Erase Setup/Erase Confirm Commands**

Erase is executed one block at a time, initiated by a two-cycle command sequence. An Erase Setup command (20H) is first written to the Command User Interface, followed by the Erase Confirm command (D0H). These commands require both appropriate sequencing and an address within the block to be erased to FFH. Block preconditioning, erase and verify are all handled internally by the Write State Machine, invisible to the system. After the two-command erase sequence is written to it, the

LH28F008SAN-12 automatically outputs Status Register data when read (see Figure 6; Block Erase Flowchart). The CPU can detect the completion of the erase event by analyzing the output of the RY/BY# pin, or the WSM Status bit of the Status Register.

When erase is completed, the Erase Status bit should be checked. If erase error is detected, the Status Register should be cleared. The Command User Interface remains in Read Status Register mode until further commands are issued to it.

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, reliable block erasure can only occur when VPP=VPPH. In the absence of this high voltage, memory contents are protected against erasure. If block erase is attempted while VPP=VPPL, the VPP Status bit will be set to "1". Erase attempts while VPPL<VPP<VPPH produce spurious results and should not be attempted.

#### **Erase Suspend/Erase Resume Commands**

The Erase Suspend command allows block erase interruption in order to read data from another block of memory. Once the erase process starts, writing the Erase Suspend command (B0H) to the Command User Interface requests that the WSM suspend the erase sequence at a predetermined point in the erase algorithm. The LH28F008SAN-12 continues to output Status Register data when read, after the Erase Suspend command is written to it. Polling the WSM Status and Erase Suspend Status bits will determine when the erase operation has been suspended (both will be set to "1"). RY/BY# will also transition to VOH.

At this point, a Read Array command can be written to the Command User Interface to read data from blocks other than that which is suspended. The only other valid commands at this time are Read Status Register (70H) and Erase Resume (D0H), at which time the WSM will continue with the erase process. The Erase Suspend Status and WSM Status bits of the Status Register will be automatically cleared and RY/BY# will return to Vol. After the Erase Resume command is written to it, the LH28F008SAN-12 automatically outputs Status Register data when read (see Figure 7; Erase Suspend/Resume Flowchart). Vpp must remain at VppH while the LH28F008SAN-12 is in Erase Suspend.



# Byte Write Setup/Write Commands

Byte write is executed by a two-command sequence. The Byte Write Setup command (40H or 10H) is written to the Command User Interface, followed by a second write specifying the address and data (latched on the rising edge of WE#) to be written. The WSM then takes over, controlling the byte write and write verify algorithms internally. After the two-command byte write sequence is written to it, the LH28F008SAN-12 automatically outputs Status Register data when read (see Figure 5; Byte Write Flowchart). The CPU can detect the completion of the byte write event by analyzing the output of the RY/BY# pin, or the WSM Status bit of the Status Register. Only the Read Status Register command is valid while byte write is active.

When byte write is complete, the Byte Write Status bit should be checked. If byte write error is detected, the Status Register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The Command User Interface remains in Read Status Register mode until further commands are issued to it. If byte write is attempted while V<sub>PP</sub>=V<sub>PPL</sub>, the V<sub>PP</sub> Status bit will be set to "1". Byte write attempts while V<sub>PPL</sub><V<sub>PP</sub><V<sub>PPH</sub> produce spurious results and should not be attempted.

# 6. EXTENDED BLOCK ERASE/BYTE WRITE CYCLING

The LH28F008SAN-12 is designed for 100,000 byte write/block erase cycles on each of the sixteen 64K-byte blocks. Low electric fields, advanced oxides and minimal oxide area per cell subjected to the tunneling electric field combine to greatly reduce oxide stress and the probability of failure. A 20M-byte solid-state drive using an array of LH28F008SA's has a MTBF (Mean Time Between Failure) of 33.3 million hours<sup>(1)</sup>, over 600 times more reliable than equivalent rotating disk technology.

# 7. AUTOMATED BYTE WRITE

The LH28F008SAN-12 integrates the Quick-Pulse programming algorithm using the Command User Interface, Status Register and Write State Machine (WSM). On-chip integration dramatically simplifies system software and provides processor interface timings to the Command User Interface and Status Register. WSM operation, internal verify and V<sub>PP</sub> high voltage presence are monitored and reported via the RY/BY# output and appropriate Status Register bits. Figure 5 shows a system software flowchart for device byte write. The entire sequence is performed with V<sub>PP</sub> at V<sub>PPH</sub>.

Byte write abort occurs when RP# transitions to  $V_{IL}$ , or  $V_{PP}$  drops to  $V_{PPL}$ . Although the WSM is halted, byte data is partially written at the location where byte write was aborted. Block erasure, or a repeat of byte write, is required to initialize this data to a known value.

# 8. AUTOMATED BLOCK ERASE

As above, the Quick-Erase algorithm is now implemented internally, including all preconditioning of block data. WSM operation, erase success and V<sub>PP</sub> high voltage presence are monitored and reported through RY/BY# and the Status Register. Additionally, if a command other than Erase Confirm is written to the device following Erase Setup, both the Erase Status and Byte Write Status bits will be set to "1"s. When issuing the Erase Setup and Erase Confirm commands, they should be written to an address within the address range of the block to be erased. Figure 6 shows a system software flowchart for block erase.

Erase typically takes 1.6s per block. The Erase Suspend/ Erase Resume command sequence allows suspension of this erase operation to read data from a block other than that in which erase is being performed. A system software flowchart is shown in Figure 7.

The entire sequence is performed with V<sub>PP</sub> at V<sub>PPH</sub>. Abort occurs when RP# transitions to V<sub>IL</sub>or V<sub>PP</sub> falls to V<sub>PPL</sub>, while erase is in progress. Block data is partially erased by this operation, and a repeat of erase is required to obtain a fully erased block.

# 9. DESIGN CONSIDERATIONS

# **Three-Line Output Control**

The LH28F008SAN-12 will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Three-line control provides for:

- a) lowest possible memory power dissipation
- b) complete assurance that data bus contention will not occur

To efficiently use these control inputs, an address decoder should enable CE#, while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in Standby Mode. Finally, RP# should either be tied to the system RESET#, or connected to  $V_{\rm CC}$  if unused.


(1) Assumptions: 10K-byte file written every 10min. (20M-byte array)/(10K-byte file)=2,000 file writes before erase required. (2000 files writes/erase)x(100,000 cycles per LH28F008SA block)=200 million file writes. (200x10<sup>6</sup> file writes)x(10min/write)x(1hr/60min)=33.3x10<sup>6</sup> MTBF.



# RY/BY# and Byte Write/Block Erase Polling

RY/BY# is a full CMOS output that provides a hardware method of detecting byte write and block erase completion. It transitions low time t<sub>WHRL</sub> after a write or erase command sequence is written to the LH28F008SAN-12, and returns to V<sub>OH</sub> when the WSM has finished executing the internal algorithm.

RY/BY# can be connected to the interrupt input of the system CPU or controller. It is active at all times, not tristated if the LH28F008SAN-12 CE# or OE# inputs are brought to  $V_{IH}$ . RY/BY# is also  $V_{OH}$  when the device is in Erase Suspend or deep powerdown modes.




Bus Operation	Command	Comments				
Write	Byte Write Setup	Data=40H(10H) Address=Byte to be written				
Write	Byte Write	Data to be written Address=Byte to be written				
Standby/Read		Check RY/BY# V <sub>OH</sub> =Ready, V <sub>OL</sub> =Busy or				
		Read Status Register Check SR.7 1=Ready, 0=Busy Toggle OE# or CE# to update Status Register				

Repeat for subsequent bytes

Full status check can be done after each byte or after a sequence of bytes

Write FFH after the last byte write operation to reset the device to Read Array Mode

# **FULL STATUS CHECK PROCEDURE**



Bus Operation	Command	Comments
Optional Read		CPU may already have read Status Register data in WSM Ready polling above
Standby		Check SR.3 1=Vpp Low Detect
Standby		Check SR.4 1=Byte Write Error


SR.3 MUST be cleared, if set during a byte write attempt, before further attempts are allowed by the Write State Machine.

SR.4 is only cleared by the Clear Status Register Command, in cases where multiple bytes are written before full status is checked.

If error is detected, clear the Status Register before attempting retry or other error recovery.

Figure 5. Automated Byte Write Flowchart






Bus Operation	Command	Comments
Write	Erase Setup	Data=20H Address=Within block to be erased
Write	Erase	Data=D0H Address=Within block to be erased
Standby/Read		Check RY/BY# VOH=Ready, VOL=Busy or Read Status Register Check SR.7 1=Ready, 0=Busy Toggle OE# or CE# to update Status Register

Repeat for subsequent bytes

Full status check can be done after each block or after a sequence of blocks

Write FFH after the last block erase operation to reset the device to Read Array Mode

# **FULL STATUS CHECK PROCEDURE**



Bus Operation	Command	Comments
Optional Read		CPU may already have read Status Register data in WSM Ready polling above
Standby		Check SR.3 1=Vpp Low Detect
Standby		Check SR.4,5 Both 1=Command Sequence Error
Standby		Check SR.5 1=Block Erase Error

SR.3 MUST be cleared, if set during a block erase attempt, before further attempts are allowed by the Write State Machine.

SR.5 is only cleared by the Clear Status Register Command, in cases where multiple blocks are erased before full status is checked.

If error is detected, clear the Status Register before attempting retry or other error recovery.

Figure 6. Automated Block Erase Flowchart






Figure 7. Erase Suspend/Resume Flowchart

#### **Power Supply Decoupling**

Flash memory power switching characteristics require careful device decoupling. System designers are interested in 3 supply current issues; standby current levels ( $I_{SB}$ ), active current levels ( $I_{CC}$ ) and transient peaks produced by falling and rising edges of CE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a  $0.1\mu F$  ceramic capacitor connected between each  $V_{CC}$  and GND, and between its  $V_{PP}$  and GND. These high frequency, low inherent-inductance capacitors should be placed as close as possible to package leads. Addition-

ally, for every 8 devices, a  $4.7\mu F$  electrolytic capacitor should be placed at the array's power supply connection between  $V_{CC}$  and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

# **VPP Trace on Printed Circuit Boards**

Writing flash memories, while they reside in the target system, requires that the printed circuit board designer pay attention to the  $V_{PP}$  power supply trace. The  $V_{PP}$  pin supplies the memory cell current for writing and erasing. Use similar trace widths and layout considerations given to the  $V_{CC}$  power bus. Adequate  $V_{PP}$  Supply traces and decoupling will decrease  $V_{PP}$  voltage spikes and overshoots.



# V<sub>CC</sub>, V<sub>PP</sub>, RP# Transitions and the Command/ Status Registers

Byte write and block erase completion are not guaranteed if V<sub>PP</sub> drops below V<sub>PPH</sub>. If the V<sub>PP</sub> Status bit of the Status Register (SR.3) is set to "1", a Clear Status Register command MUST be issued before further byte write/block erase attempts are allowed by the WSM. Otherwise, the Byte Write (SR.4) or Erase (SR.5) Status bits of the Status Register will be set to "1"s if error is detected. RP# transitions to V<sub>IL</sub> during byte write and block erase also abort the operations. Data is partially altered in either case, and the command sequence must be repeated after normal operation is restored. Device poweroff, or RP# transitions to V<sub>IL</sub>, clear the Status Register to initial value 10000 for the upper 5 bits.

The Command User Interface latches commands as issued by system software and is not altered by  $V_{PP}$  or CE# transitions or WSM actions. Its state upon powerup, after exit from deep powerdown or after  $V_{CC}$  transitions below  $V_{LKO}$ , is Read Array Mode.

After byte write or block erase is complete, even after V<sub>PP</sub> transitions down to V<sub>PPL</sub>, the Command User Interface must be reset to Read Array mode via the Read Array command if access to the memory array is desired.

# Power Up/Down Protection

The LH28F008SAN-12 is designed to offer protection against accidental block erasure or byte writing during power transitions. Upon power-up, the LH28F008SAN-12 is indifferent as to which power supply, V<sub>PP</sub> or V<sub>CC</sub>, powers up first. Power supply sequencing is not required. Internal circuitry in the LH28F008SAN-12 ensures that the Command User Interface is reset to the Read Array mode on power up.

A system designer must guard against spurious writes for  $V_{CC}$  voltages above  $V_{LKO}$  when  $V_{PP}$  is active. Since both WE# and CE# must be low for a command write, driving either to  $V_{IH}$  will inhibit writes. The Command User Interface architecture provides an added level of protection since alteration of memory contents only occurs after successful completion of the two-step command sequences.

Finally, the device is disabled until RP# is brought to  $V_{IH}$ , regardless of the state of its control inputs. This provides an additional level of memory protection.

#### **Power Dissipation**

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash nonvolatility increases usable battery life, because the LH28F008SAN-12 does not consume any power to retain code or data when the system is off.

In addition, the LH28F008SA's deep powerdown mode ensures extremely low power dissipation even when system power is applied. For example, portable PCs and other power sensitive applications, using an array of LH28F008SA's for solid-state storage, can lower RP# to  $V_{IL}$  in standby or sleep modes, producing negligible power consumption. If access to the LH28F008SAN-12 is again needed, the part can again be read, following the  $t_{PHOV}$  and  $t_{PHWL}$  wakeup cycles required after RP# is first raised back to  $V_{IH}$ . See AC Characteristics —

Read-Only and Write Operations and Figures 8 and 9 for more information.



# 10. ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	
During Read	0°C to +70°C <sup>(1)</sup>
During Block Erase/Byte Writ	e0°C to +70°C
Temperature Under Bias	10°C to +80°C
Storage Temperature	65°C to +125°C
Voltage on Any Pin	
(except V <sub>CC</sub> and V <sub>PP</sub> )	
with Respect to GND	2.0V to +7.0V <sup>(2)</sup>
Vpp Program Voltage with	
Respect to GND during	
Block Erase/Byte Write	2.0V to +14.0V <sup>(2,3)</sup>
V <sub>CC</sub> Supply Voltage	
with Respect to GND	2.0V to +7.0V <sup>(2)</sup>
Output Short Circuit Current	100mA <sup>(4)</sup>

"WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### NOTES:

- 1. Operating temperature is for commercial product defined by this specification.
- All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V<sub>CC</sub> and V<sub>PP</sub> pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins, V<sub>CC</sub> and RP# pin is V<sub>CC</sub>+0.5V which, during transitions, may overshoot to V<sub>CC</sub>+2.0V for periods <20ns.</li>
- Maximum DC voltage on V<sub>PP</sub> may overshoot to +14.0V for periods <20ns.</li>
- 4. Output shorted for no more than one second. No more than one output shorted at a time.

# 11. OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
TA	Operating Temperature	0	+70	ů
V <sub>cc</sub>	V <sub>CC</sub> Supply Voltage (5V±0.5V)	4.50	5.50	٧

# 12. DC CHARACTERISTICS

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Condition
ILI	Input Load Current	1			±1.0	μА	V <sub>CC</sub> =V <sub>CC</sub> Max. V <sub>IN</sub> =V <sub>CC</sub> or GND
l <sub>LO</sub>	Output Leakage Current	1			±10	μА	V <sub>CC</sub> =V <sub>CC</sub> Max. V <sub>OUT</sub> =V <sub>CC</sub> or GND
lccs	V <sub>CC</sub> Standby Current			1.0	2.0	mA	V <sub>CC</sub> =V <sub>CC</sub> Max. CE#=RP#=V <sub>IH</sub>
		1, 3		30	100	μА	V <sub>CC</sub> =V <sub>CC</sub> Max. CE#=RP#=V <sub>CC</sub> ±0.2V
IccD	V <sub>CC</sub> Deep PowerDown Current	1		0.2	10	μА	RP#=GND ±0.2V I <sub>OUT</sub> (RY/BY#)=0mA
I <sub>CCR</sub>	V <sub>CC</sub> Read Current			20	35	mA	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=GND f=8MHz, I <sub>OUT</sub> =0mA CMOS Inputs
		1		25	50	mA	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=V <sub>IL</sub> f=8MHz, I <sub>OUT</sub> =0mA TTL Inputs



# DC CHARACTERISTICS (Continued)

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Condition
Iccw	V <sub>CC</sub> Byte Write Current	1		10	30	mA	Byte Write In Progress
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase Current	1		10	30	mΑ	Block Erase In Progress
I <sub>CCES</sub>	V <sub>CC</sub> Erase Suspend Current	1,2		5	10	mA	Block Erase Suspended CE#=V <sub>IH</sub>
I <sub>PPS</sub>	V <sub>PP</sub> Standby Current	1			+15/ -300	μА	V <sub>PP</sub> =GND
I <sub>PPD</sub>	V <sub>PP</sub> Deep PowerDown Current	1		0.1	5.0	μА	RP#=GND±0.2V
I <sub>PPR</sub>	V <sub>PP</sub> Read Current	1			200	μΑ	V <sub>PP</sub> >V <sub>CC</sub>
I <sub>PPW</sub>	V <sub>PP</sub> Byte Write Current	1		10	30	mA	V <sub>PP</sub> =V <sub>PPH</sub> Byte Write in Progress
I <sub>PPE</sub>	V <sub>PP</sub> Block Erase Current	1		10	30	mA	V <sub>PP</sub> =V <sub>PPH</sub> Block Erase in Progress
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current	1		90	200	μА	V <sub>PP</sub> =V <sub>PPH</sub> Block Erase Suspended
V <sub>IL</sub>	Input Low Voltage		-0.5		0.8	٧	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> +0.5	٧	
V <sub>OL</sub>	Output Low Voltage	3			0.45	>	V <sub>CC</sub> =V <sub>CC</sub> Min. I <sub>OL</sub> =5.8mA
V <sub>OH1</sub>	Output High Voltage (TTL)	3	2.4			٧	V <sub>CC</sub> =V <sub>CC</sub> Min. I <sub>OH</sub> =-2.5mA
V <sub>OH2</sub>	Output High Voltage (CMOS)		0.85V <sub>CC</sub>				I <sub>OH</sub> =-2.0mA V <sub>CC</sub> =V <sub>CC</sub> Min.
			V <sub>CC</sub> -0.4			٧	I <sub>OH</sub> =-100μΑ V <sub>CC</sub> =V <sub>CC</sub> Min.
V <sub>PPL</sub>	V <sub>PP</sub> during Normal Operations	4	0.0		6.5	٧	
V <sub>PPH</sub>	V <sub>PP</sub> during Erase/Write Operations		11.4	12.0	12.6	٧	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.0			٧	

#### NOTES

- 1. All currents are in RMS unless otherwise noted. Typical values at  $V_{CC}$ =5.0V,  $V_{PP}$ =12.0V,  $T_A$ =+25°C.
- 2. I<sub>CCES</sub> is specified with the device deselected. If read while in Erase Suspend Mode, current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub>.
- 3. Includes RY/BY#.
- 4. Block Erases/Byte Writes are inhibited when  $V_{PP}$ = $V_{PPL}$  and not guaranteed in the range between  $V_{PPH}$  and  $V_{PPL}$ .

# 13. CAPACITANCE(1)

T<sub>A</sub>=+25°C, f=1MHz

Symbol	Parameter	Тур.	Max.	Unit	Condition
C <sub>IN</sub>	Input Capacitance	6	8	pF	V <sub>IN</sub> =0V
C <sub>OUT</sub>	Output Capacitance	8	12	pF	V <sub>OUT</sub> =0V

# NOTE:

1. Sampled, not 100% tested.


# LHF08SZJ

#### AC INPUT/OUTPUT REFERENCE WAVEFORM



AC test inputs are driven at  $V_{OH}$  (2.4 $V_{TTL}$ ) for a Logic "1" and  $V_{OL}$  (0.45 $V_{TTL}$ ) for a Logic "0". Input timing begins at  $V_{IH}$  (2.0 $V_{TTL}$ ) and  $V_{IL}$  (0.8 $V_{TTL}$ ). Output timing ends at  $V_{IH}$  and  $V_{IL}$ . Input rise and fall times (10% to 90%) < 10ns.

# **AC TESTING LOAD CIRCUIT**




# 14. AC CHARACTERISTICS — Read-Only Operations(1)

Sym	ıbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time		120		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Delay			120	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	CE# to Output Delay	2		120	ns
t <sub>PHQV</sub>	t <sub>PWH</sub>	RP# High to Output Delay			400	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	OE# to Output Delay	2		50	ns
t <sub>ELQX</sub>	t <sub>LZ</sub>	CE# to Output Low Z	3	0		ns
t <sub>EHQZ</sub>	t <sub>HZ</sub>	CE# High to Output High Z	3		55	ns
t <sub>GLQX</sub>	t <sub>OLZ</sub>	OE# to Output Low Z	3	0		ns
t <sub>GHQZ</sub>	t <sub>DF</sub>	OE# High to Output High Z	3		30	ns
	t <sub>OH</sub>	Output Hold from Addresses, CE# or OE# Change,Whichever is First	3	0		ns

#### NOTES:

- 1. See AC Input/Output Reference Waveform for timing measurements.
- 2. OE# may be delayed up to  $t_{CE}$ - $t_{OE}$  after the falling edge of CE# without impact on  $t_{CE}$ .
- 3. Sampled, not 100% tested.







# AC CHARACTERISTICS - Write Operations(1)

Syn	nbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	t <sub>wc</sub>	Write Cycle Time		120		ns
t <sub>PHWL</sub>	t <sub>PS</sub>	RP# High Recovery to WE# Going Low	2	1		μs
t <sub>ELWL</sub>	t <sub>cs</sub>	CE# Setup to WE# Going Low		O,		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	WE# Pulse Width		50		ns
t <sub>VPWH</sub>	t <sub>VPS</sub>	V <sub>PP</sub> Setup to WE# Going High	2	100		ns
t <sub>AVWH</sub>	t <sub>AS</sub>	Address Setup to WE# Going High	3 40			ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup to WE# Going High	4 40			ns
t <sub>whdx</sub>	t <sub>DH</sub>	Data Hold from WE# High		5		ns
t <sub>WHAX</sub>	t <sub>AH</sub>	Address Hold from WE# High		5		ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE# Hold from WE# High		0		ns
t <sub>WHWL</sub>	twpH	WE# Pulse Width High		25		ns
t <sub>WHRL</sub>		WE# High to RY/BY# Going Low			100	ns
t <sub>WHQV1</sub>		Duration of Byte Write Operation	5,6 6			μs
t <sub>WHQV2</sub>		Duration of Block Erase Operation	5,6 0.3			S
t <sub>WHGL</sub>		Write Recovery before Read	0			ns
t <sub>QVVL</sub>	t <sub>VPH</sub>	V <sub>PP</sub> Hold from Valid SRD, RY/BY# High	2,6	0		ns

#### NOTES

- 1. Read timing characteristics during erase and byte write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only Operations.
- 2. Sampled, not 100% tested.
- 3. Refer to Table 3 for valid A<sub>IN</sub> for byte write or block erasure.
- 4. Refer to Table 3 for valid D<sub>IN</sub> for byte write or block erasure.
- 5. The on-chip Write State Machine incorporates all byte write and block erase system functions and overhead of standard SHARP flash memory, including byte program and verify (byte write) and block precondition, precondition verify, erase and erase verify (block erase).
- 6. Byte write and block erase durations are measure to completion (SR.7=1, RY/ BY#=V<sub>OH</sub>). V<sub>PP</sub> should be held at V<sub>PPH</sub> until determination of byte write/block erase success (SR.3/4/5=0).




# 15. BLOCK ERASE AND BYTE WRITE PERFORMANCE

Parameter	Notes	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Block Erase Time	2		1.6	10	s
Block Write Time	2		0.6	2.1	s
Byte Write Time			8		μs

#### NOTES:

- 1. T<sub>A</sub>=+25°C, 12.0V V<sub>PP</sub>.
- 2. Excludes System-Level Overhead.

# **AC CHARACTERISTICS - Reset Operation**



**AC Waveform for Reset Operation** 


# **RESET AC Specifications**

Sym.	Parameter	Notes	Min.	Max.	Unit
t <sub>PLPH</sub>	RP# Pulse Low Time (If RP# is tied to V <sub>CC</sub> , this specification is not applicable)		100		ns
t <sub>PLRH</sub>	RP# Low to Reset during Block Erase or Byte Write (If RP# is tied to V <sub>CC</sub> , this specification is not applicable)	1,2		12	μs

#### NOTES:

- 1. If RP# is asserted when the WSM is not busy (RY/BY# = "1"), the reset will complete within 100ns.
- 2. A reset time,  $t_{PHQV}$ , is required from the latter of RY/BY# or RP# going high until outputs are valid.








# 16. ALTERNATIVE CE#-CONTROLLED WRITES(1)

Symbol		Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	t <sub>wc</sub>	Write Cycle Time		120		ns
t <sub>PHEL</sub>	t <sub>PS</sub>	RP# High Recovery to CE# Going Low	2	1		μs
t <sub>WLEL</sub>	tws	WE# Setup to CE# Going Low		0		ns
t <sub>ELEH</sub>	t <sub>CP</sub>	CE# Pulse Width		50		ns
t <sub>VPEH</sub>	t <sub>VPS</sub>	V <sub>PP</sub> Setup to CE# Going High	2	100		ns
t <sub>AVEH</sub>	t <sub>AS</sub>	Address Setup to CE# Going High	3	3 40		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup to CE# Going High	4	4 40		ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold from CE# High		5		ns
t <sub>EHAX</sub>	t <sub>AH</sub>	Address Hold from CE# High	-	5		ns
t <sub>EHWH</sub>	t <sub>wH</sub>	WE# Hold from CE# High		0		ns
t <sub>EHEL</sub>	t <sub>EPH</sub>	CE# Pulse Width High		25		ns
t <sub>EHRL</sub>		CE# High to RY/BY# Going Low			100	ns
t <sub>EHQV1</sub>		Duration of Byte Write Operation	5	6		μs
t <sub>EHQV2</sub>		Duration of Block Erase Operation	5	0.3		S
t <sub>EHGL</sub>		Write Recovery before Read	0			μs
t <sub>QVVL</sub>	t <sub>VPH</sub>	V <sub>PP</sub> Hold from Valid SRD, RY/BY# High	2,5	0		ns

# NOTES:

- Chip-Enable Controlled Writes: Write operations are driven by the valid combination of CE# and WE#. In systems where CE#
  defines the write pulsewidth (within a longer WE# timing waveform), all setup, hold and inactive WE# times should be measured
  relative to the CE# waveform.
- 2. Sampled, not 100% tested.
- 3. Refer to Table 3 for valid A<sub>IN</sub> for byte write or block erasure.
- 4. Refer to Table 3 for valid  $D_{\text{IN}}$  for byte write or block erasure.
- 5. Byte write and block erase durations are measured to completion (SR.7=1, RY/BY#=V<sub>OH</sub>). V<sub>PP</sub> should be held at V<sub>PPH</sub> until determination of byte write/block erase success (SR.3/4/5=0).





•



# 17 Package and packing specification

1. Package Outline Specification

Refer to drawing No.AA1050


#### 2. Markings

2-1. Marking contents

(1) Product name : LH 28F008SAN-12

(2) Company name : SHARP

(3) Date code



(4) The marking of "JAPAN" indicates the country of origin.

2-2. Marking layout

Refer to drawing No.AA1050

(This layout does not define the dimensions of marking character and marking position.)

3. Packing Specification (Dry packing for surface mount packages)

Dry packing is used for the purpose of maintaining IC quality after mounting packages on the PCB (Printed Circuit Board).

When the epoxy resin which is used for plastic packages is stored at high humidity, it may absorb 0.15% or more of its weight in moisture. If the surface mount type package for a relatively large chip absorbs a large amount of moisture between the epoxy resin and insert material (e.g. chip, lead frame) this moisture may suddenly vaporize into steam when the entire package is heated during the soldering process (e.g. VPS). This causes expansion and results in separation between the resin and insert material, and sometimes cracking of the package. This dry packing is designed to prevent the above problem from occurring in surface mount packages.

3-1. Packing Materials

Material Name	Material Specificaiton	Purpose
Tray	Conductive plastic (40devices/tray)	Fixing of device
Upper cover tray	Conductive plastic (ltray/case)	Fixing of device
Laminated aluminum bag	Aluminum polyethylene (lbag/case)	Drying of device
Desiccant	Silica gel	Drying of device
P P band	Polypropylene (3pcs/case)	Fixing of tray
Inner case	Card board (400devices/case)	Packaging of device
Label	Paper	Indicates part number, quantity
		and date of manufacture
Outer case	Card board	Outer packing of tray

(Devices shall be placed into a tray in the same direction.)



- 3-2. Outline dimension of tray Refer to attached drawing
- 4. Storage and Opening of Dry Packing
  - 4-1. Store under conditions shown below before opening the dry packing

(1) Temperature range :  $5\sim40^{\circ}$ C

(2) Humidity : 80% RH or less

- 4-2. Notes on opening the dry packing
  - (1) Before opening the dry packing, prepare a working table which is grounded against ESD and use a grounding strap.
  - (2) The tray has been treated to be conductive or anti-static. If the device is transferred to another tray, use a equivalent tray.
- 4-3. Storage after opening the dry packing

Perform the following to prevent absorption of moisture after opening.

- (1) After opening the dry packing, store the ICs in an environment with a temperature of  $5\sim25^{\circ}$ C and a relative humidity of 60% or less and mount ICs within 7 days after opening dry packing.
- (2) To re-store the ICs for an extended period of time within 7 days after opening the dry packing, use a dry box or re-seal the ICs in the dry packing with desiccant (whoes indicater is blue), and store in an environment with a temperature of  $5\sim40^{\circ}$ C and a relative humidity of 80% or less, and mount ICs within 2 weeks.
- (3) Total period of storage after first opening and re-opening is within 7 days, and store the ICs in the same environment as section 4-3.(1).

First opening  $\leftarrow$   $X_1 \longrightarrow re-sealing \leftarrow$   $Y \longrightarrow re-opening \leftarrow$   $X_2 \longrightarrow mounting$ ICs in dry  $5 \sim 25 ^{\circ}C$   $5 \sim 40 ^{\circ}C$   $5 \sim 25 ^{\circ}C$  packing 60 % RH or less 80 % RH or less 60 % RH or less

 $X_1 + X_2$ : within 7 days Y: within 2 weeks

- 4-4. Baking (drying) before mounting
  - (1) Baking is necessary
    - (A) If the humidity indicator in the desiccant becomes pink
    - (B) If the procedure in section 4-3 could not be performed
  - (2) Recommended baking conditions

If the above conditions (A) and (B) are applicable, bake it before mounting. The recommended conditions are  $16\sim24$  hours at  $120^{\circ}$ C. Heat resistance tray is used for shipping tray.

(3) Storage after baking
After baking ICs, store the ICs in the same environment as section
4-3.(1).

SHARP

5. Surface Mount Conditions

Please perform the following conditions when mounting ICs not to deteriorate IC quality.

5-1 . Soldering conditions (The following conditions are valid only for one time soldering.)


Mounting Method	Temperature and Duration	Measurement Point
Reflow soldering	Peak temperature of 240°C or less,	IC package surface
(air)	duration of less than 15 seconds	
	above 230℃, temperature	
	increase rate of $1{\sim}4^\circ\!\mathrm{C/second}$	
Solder dipping	245℃ or less, duration of less	Solder bath
	than 3 seconds/dip, total of	
	5 seconds	
Vapor phase	215℃ or less, duration of less	Steam
soldering	than 40 seconds above 200℃	
Manual soldering	260°C or less, duration of less	IC outer lead surface
(soldering iron)	than 10 seconds	


5-2. Conditions for removal of residual flux


(1) Ultrasonic washing power25 Watts/liter or less(2) Washing timeTotal 1 minute maximum

(3) Solvent temperature :  $15\sim40^{\circ}$ C










名	称		リ	-ド仕上	TIN-LEAD	備考	プラスチックパッケージ外形寸法は、バリを含まないものとする。
NA	ME SOP44-I	P-600	LEA	D FINISH	PLATING	NOTE	Plastic body dimensions do not include burr
			•	単位			of resin.
D	RAWING NO.	AA10	50	UNIT	mm		








《Supplementary data》

· · · · · · · · · · · · · · · · · · ·	LHF08SZJ
Recommended mountin	g conditions for two time reflow soldering .
Product name(Package)	LH28F008SAN-12(S0P44-P-600)
Packing specification	Tray (Dry packing)
Mounting method	Reflow soldering (Air)
Reflow soldering conditions	Peak temperature of 230°C or less.
	200°C or over, duration of less than 40 seconds.
	Preheat temperature of $125{\sim}150{^\circ}{ m C}$ , duration of less
	than 180 seconds. Temperature increase rate of
	1∼4°C/second.
Measurement point	IC package surface
Storage conditions	After opening the dry packing, store the ICs in
\$	an environment with a temperature of $5{\sim}25{^\circ}\!$
	a relative humidity of 60% or less.
	If doing reflow soldering twice, do the first
	reflow soldering within 96 hours after opening
	dry packing and do the second reflow soldering
	within 96 hours after the first reflow soldering.
Note	If the above storage conditions are not
	applicable, bake it before reflow soldering.
	The recommended conditions are 16~24 hours
	at 120℃.
	(Heat resistance tray is used for shipping tray.)

# Recommended Reflow Soldering (Air) Temperature Profile



(NO. 990414-X36)



# Flash memory LHF08SXX family Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems.

Such noises, when induced onto WE# signal or power supply, may be interpreted as false commands, causing undesired memory updating.

To protect the data stored in the flash memory against unwanted overwriting, systems operating with the flash memory should have the following write protect designs, as appropriate:

# 1) Data protection through Vpp

When the level of Vpp is lower than VPPL (lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected.

For the lockout voltage, refer to the specification. (See chapter 3, 4, 5, 7, 8 and 12)

# 2) Data protection through RP#

When the RP# is kept low during power up and power down sequence such as voltage transition, write operation on the flash memory is disabled, write protecting all blocks.

For the details of RP# control, refer to the specification. (See chapter 3, 4, 7, 8 and 9)

#### SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



# **NORTH AMERICA**

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (360) 834-2500 Fax: (360) 834-8903 http://www.sharpsma.com

# EUROPE

SHARP Microelectronics Europe Sonninstraße 3 20097 Hamburg, Germany Phone: (49) 40 2376-2286 Fax: (49) 40 2376-2232 http://www.sharpsme.com

#### ASIA

SHARP Corporation Integrated Circuits Group 2613-1 Ichinomoto-Cho Tenri-City, Nara, 632, Japan Phone: +81-743-65-1321 Fax: +81-743-65-1532 http://www.sharp.co.jp