

## 1.5A, Low Voltage, Low Quiescent Current LDO Regulator

#### Features

- 1.5A Output Current Capability
- Input Operating Voltage Range: 2.3V to 6.0V
- Adjustable Output Voltage Range: 0.8V to 5.0V (MCP1827 only)
- Standard Fixed Output Voltages:
  - 0.8V, 1.2V, 1.8V, 2.5V, 3.0V, 3.3V, 5.0V
- Other Fixed Output Voltage Options Available
   Upon Request
- · Low Dropout Voltage: 330 mV Typical at 1.5A
- Typical Output Voltage Tolerance: 0.5%
- Stable with 1.0 µF Ceramic Output Capacitor
- · Fast response to Load Transients
- Low Supply Current: 120 µA (typ)
- Low Shutdown Supply Current: 0.1 µA (typ) (MCP1827 only)
- Fixed Delay on Power Good Output (MCP1827 only)
- Short Circuit Current Limiting and Overtemperature Protection
- 5-Lead Plastic DDPAK, 5-Lead TO-220 Package Options (MCP1827)
- 3-Lead Plastic DDPAK, 3-Lead TO-220 Package Options (MCP1827S)

#### **Applications**

- High-Speed Driver Chipset Power
- Networking Backplane Cards
- Notebook Computers
- · Network Interface Cards
- · Palmtop Computers
- 2.5V to 1.XV Regulators

#### Description

The MCP1827/MCP1827S is a 1.5A Low Dropout (LDO) linear regulator that provides high current and low output voltages. The MCP1827 comes in a fixed or adjustable output voltage version, with an output voltage range of 0.8V to 5.0V. The 1.5A output current capability, combined with the low output voltage capability, make the MCP1827 a good choice for new sub-1.8V output voltage LDO applications that have high current demands. The MCP1827S is a 3-pin fixed voltage version. The MCP1827/MCP1827S is based upon the MCP1727 LDO device.


The MCP1827/MCP1827S is stable using ceramic output capacitors that inherently provide lower output noise and reduce the size and cost of the entire regulator solution. Only 1  $\mu$ F of output capacitance is needed to stabilize the LDO.

Using CMOS construction, the quiescent current consumed by the MCP1827/MCP1827S is typically less than 120  $\mu$ A over the entire input voltage range, making it attractive for portable computing applications that demand high output <u>current</u>. The MCP1827 versions have a Shutdown (SHDN) pin. When shut down, the quiescent current is reduced to less than 0.1  $\mu$ A.


On the MCP1827 fixed output versions the scaleddown output voltage is internally monitored and a power good (PWRGD) output is provided when the output is within 92% of regulation (typical). The PWRGD delay is internally fixed at 200 µs (typical).


The overtemperature and short circuit current-limiting provide additional protection for the LDO during system fault conditions.

#### Package Types




### **Typical Application**






Functional Block Diagram - Adjustable Output

#### Functional Block Diagram - Fixed Output (5 pin)





Functional Block Diagram - Fixed Output (3-Pin)

## 1.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings †

V <sub>IN</sub>
Maximum Voltage on Any Pin (GND – 0.3V) to $(V_{DD}$ + 0.3)V
Maximum Power Dissipation Internally-Limited (Note 6)
Output Short Circuit Duration Continuous
Storage temperature65°C to +150°C
Maximum Junction Temperature, T <sub>J</sub> +150°C
ESD protection on all pins (HBM/MM) $\ge 2 \text{ kV}; \ge 200 \text{V}$

**†** Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## AC/DC CHARACTERISTICS

**Electrical Specifications:** Unless otherwise noted,  $V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}$  **Note 1**,  $V_R$ =1.8V for Adjustable Output,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = C_{OUT} = 4.7 \mu F$  (X7R Ceramic),  $T_A = +25^{\circ}C$ . **Boldface** type applies for junction temperatures,  $T_J$  (**Note 7**) of - 40°C to +125°C

Parameters	Sym	Min	Тур	Мах	Units	Conditions
Input Operating Voltage	V <sub>IN</sub>	2.3		6.0	V	Note 1
Input Quiescent Current	Ι <sub>q</sub>	_	120	220	μA	I <sub>L</sub> = 0 mA, V <sub>IN</sub> = <b>Note 1</b> , V <sub>OUT</sub> = 0.8V to 5.0V
Input Quiescent Current for SHDN Mode	ISHDN	_	0.1	3	μA	SHDN = GND
Maximum Output Current	I <sub>OUT</sub>	1.5	_	_	A	V <sub>IN</sub> = 2.3V to 6.0V V <sub>R</sub> = 0.8V to 5.0V, <b>Note 1</b>
Line Regulation	ΔV <sub>OUT</sub> / (V <sub>OUT</sub> x ΔV <sub>IN</sub> )	_	0.05	0.16	%/V	(Note 1) $\leq V_{IN} \leq 6V$
Load Regulation	∆V <sub>OUT</sub> /V <sub>OUT</sub>	-1.0	±0.5	1.0	%	I <sub>OUT</sub> = 1 mA to 1.5A, V <sub>IN</sub> = <b>Note 1</b> , ( <b>Note 4</b> )
Output Short Circuit Current	I <sub>OUT_SC</sub>	_	2.2		A	V <sub>IN</sub> <b>= Note 1</b> , R <sub>LOAD</sub> < 0.1Ω, Peak Current
Adjust Pin Characteristics (Adj	ustable Output Or	nly)	-			·
Adjust Pin Reference Voltage	V <sub>ADJ</sub>	0.402	0.410	0.418	V	$V_{IN}$ = 2.3V to $V_{IN}$ = 6.0V, $I_{OUT}$ = 1 mA
Adjust Pin Leakage Current	I <sub>ADJ</sub>	-10	±0.01	+10	nA	$V_{IN}$ = 6.0V, $V_{ADJ}$ = 0V to 6V
Adjust Temperature Coefficient	TCV <sub>OUT</sub>	_	40	_	ppm/°C	Note 3

Note 1: The minimum V<sub>IN</sub> must meet two conditions:  $V_{IN} \ge 2.3V$  and  $V_{IN} \ge V_{OUT(MAX)} + V_{DROPOUT(MAX)}$ .

- 2:  $V_R$  is the nominal regulator output voltage for the fixed cases.  $V_R = 1.2V$ , 1.8V, etc.  $V_R$  is the desired set point output voltage for the adjustable cases.  $V_R = V_{ADJ} * ((R_1/R_2)+1)$ . Figure 4-1.
- 3: TCV<sub>OUT</sub> = (V<sub>OUT-HIGH</sub> V<sub>OUT-LOW</sub>) \*10<sup>6</sup> / (V<sub>R</sub> \*  $\Delta$ Temperature). V<sub>OUT-HIGH</sub> is the highest voltage measured over the temperature range. V<sub>OUT-LOW</sub> is the lowest voltage measured over the temperature range.

4: Load regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 1 mA to the maximum specified output current.

5: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value that was measured with an input voltage of  $V_{IN} = V_{OUTMAX} + V_{DROPOUT(MAX)}$ .

6: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air. (i.e., T<sub>A</sub>, T<sub>J</sub>, θ<sub>JA</sub>). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above 150°C can impact device reliability.

7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in the junction temperature over the ambient temperature is not significant.

## AC/DC CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Unless otherwise noted,  $V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}$  **Note 1**,  $V_R$ =1.8V for Adjustable Output,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = C_{OUT} = 4.7 \mu \text{F}$  (X7R Ceramic),  $T_A = +25^{\circ}\text{C}$ . **Boldface** type applies for junction temperatures,  $T_J$  (**Note 7**) of -40°C to +125°C

Parameters	Sym	Min	Тур	Max	Units	Conditions
Voltage Regulation	V <sub>OUT</sub>	V <sub>R</sub> - 2.5%	V <sub>R</sub> ±0.5%	V <sub>R</sub> + 2.5%	V	Note 2
Dropout Characteristics						
Dropout Voltage	V <sub>IN</sub> -V <sub>OUT</sub>	_	330	600	mV	Note 5, I <sub>OUT</sub> = 1.5A, V <sub>IN(MIN)</sub> = 2.3V
Power Good Characteristics						
PWRGD Input Voltage Operat-	V <sub>PWRGD_VIN</sub>	1.0	_	6.0	V	T <sub>A</sub> = +25°C
ing Range		1.2	_	6.0		$T_A = -40^{\circ}C$ to $+125^{\circ}C$
						For V <sub>IN</sub> < 2.3V, I <sub>SINK</sub> = 100 $\mu$ A
PWRGD Threshold Voltage	V <sub>PWRGD_TH</sub>				%V <sub>OUT</sub>	Falling Edge
(Referenced to V <sub>OUT</sub> )		89	92	95		V <sub>OUT</sub> < 2.5V Fixed, V <sub>OUT</sub> = Adj.
		90	92	94		V <sub>OUT</sub> >= 2.5V Fixed
PWRGD Threshold Hysteresis	V <sub>PWRGD_HYS</sub>	1.0	2.0	3.0	%V <sub>OUT</sub>	
PWRGD Output Voltage Low	V <sub>PWRGD_L</sub>		0.2	0.4	V	I <sub>PWRGD SINK</sub> = 1.2 mA, ADJ = 0V
PWRGD Leakage	P <sub>WRGD_LK</sub>	_	1	—	nA	$V_{PWRGD} = V_{IN} = 6.0V$
PWRGD Time Delay	T <sub>PG</sub>	_	200	—	μs	Rising Edge R <sub>PULLUP</sub> = 10 kΩ
Detect Threshold to PWRGD Active Time Delay	T <sub>VDET-PWRGD</sub>	_	200	—	μs	$V_{ADJ}$ or $V_{OUT} = V_{PWRGD_TH} +$ 20 mV to $V_{PWRGD_TH} - 20$ mV
Shutdown Input						
Logic High Input	V <sub>SHDN-HIGH</sub>	45			%V <sub>IN</sub>	V <sub>IN</sub> = 2.3V to 6.0V
Logic Low Input	V <sub>SHDN-LOW</sub>			15	%V <sub>IN</sub>	V <sub>IN</sub> = 2.3V to 6.0V
SHDN Input Leakage Current	SHDN <sub>ILK</sub>	-0.1	±0.001	+0.1	μA	$V_{IN} = 6V, \overline{SHDN} = V_{IN}, \overline{SHDN} = GND$
AC Performance						
Output Delay From SHDN	T <sub>OR</sub>		100		μs	$\overline{SHDN}$ = GND to V <sub>IN</sub> V <sub>OUT</sub> = GND to 95% V <sub>R</sub>
Output Noise	e <sub>N</sub>	_	2.0	_	µV/√Hz	$I_{OUT}$ = 200 mA, f = 1 kHz, C <sub>OUT</sub> = 10 µF (X7R Ceramic), V <sub>OUT</sub> = 2.5V

Note 1: The minimum V<sub>IN</sub> must meet two conditions: V<sub>IN</sub>  $\ge$  2.3V and V<sub>IN</sub>  $\ge$  V<sub>OUT(MAX)</sub> + V<sub>DROPOUT(MAX)</sub>.

2:  $V_R$  is the nominal regulator output voltage for the fixed cases.  $V_R = 1.2V$ , 1.8V, etc.  $V_R$  is the desired set point output voltage for the adjustable cases.  $V_R = V_{ADJ *} ((R_1/R_2)+1)$ . Figure 4-1.

3: TCV<sub>OUT</sub> = (V<sub>OUT-HIGH</sub> – V<sub>OUT-LOW</sub>) \*10<sup>6</sup> / (V<sub>R</sub> \*  $\Delta$ Temperature). V<sub>OUT-HIGH</sub> is the highest voltage measured over the temperature range. V<sub>OUT-LOW</sub> is the lowest voltage measured over the temperature range.

4: Load regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 1 mA to the maximum specified output current.

5: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value that was measured with an input voltage of  $V_{IN} = V_{OUTMAX} + V_{DROPOUT(MAX)}$ .

6: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air. (i.e., T<sub>A</sub>, T<sub>J</sub>, θ<sub>JA</sub>). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above 150°C can impact device reliability.

7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in the junction temperature over the ambient temperature is not significant.

## AC/DC CHARACTERISTICS (CONTINUED)

**Electrical Specifications:** Unless otherwise noted,  $V_{IN} = V_{OUT(MAX)} + V_{DROPOUT(MAX)}$  **Note 1**,  $V_R$ =1.8V for Adjustable Output,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = C_{OUT} = 4.7 \mu F$  (X7R Ceramic),  $T_A = +25^{\circ}C$ . **Boldface** type applies for junction temperatures,  $T_J$  (**Note 7**) of -40°C to +125°C

Parameters	Sym	Min	Тур	Max	Units	Conditions
Power Supply Ripple Rejection Ratio	PSRR	_	60	_	dB	f = 100 Hz, $C_{OUT}$ = 10 µF, I <sub>OUT</sub> = 10 mA, V <sub>INAC</sub> = 30 mV pk-pk, C <sub>IN</sub> = 0 µF
Thermal Shutdown Temperature	T <sub>SD</sub>		150		°C	I <sub>OUT</sub> = 100 μA, V <sub>OUT</sub> = 1.8V, V <sub>IN</sub> = 2.8V
Thermal Shutdown Hysteresis	$\Delta T_{SD}$	_	10	_	°C	I <sub>OUT</sub> = 100 μA, V <sub>OUT</sub> = 1.8V, V <sub>IN</sub> = 2.8V

Note 1:

The minimum V<sub>IN</sub> must meet two conditions:  $V_{IN} \ge 2.3V$  and  $V_{IN} \ge V_{OUT(MAX)} + V_{DROPOUT(MAX)}$ .  $V_R$  is the nominal regulator output voltage for the fixed cases.  $V_R = 1.2V$ , 1.8V, etc.  $V_R$  is the desired set point output voltage for the adjustable cases.  $V_R = V_{ADJ} * ((R_1/R_2)+1)$ . Figure 4-1.  $TCV_{OUT} = (V_{OUT-HIGH} - V_{OUT-LOW}) *10^6 / (V_R * \Delta Temperature)$ .  $V_{OUT-HIGH}$  is the highest voltage measured over the 2:

- 3: temperature range. V<sub>OUT-LOW</sub> is the lowest voltage measured over the temperature range.
- 4: Load regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 1 mA to the maximum specified output current.
- Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its 5: nominal value that was measured with an input voltage of VIN = VOUTMAX + VDROPOUT(MAX).
- The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction 6: temperature and the thermal resistance from junction to air. (i.e.,  $T_A$ ,  $T_J$ ,  $\theta_{JA}$ ). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above 150°C can impact device reliability.
- 7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in the junction temperature over the ambient temperature is not significant.

Electrical Specifications: Unless otherwise indicated, all limits apply for V <sub>IN</sub> = 2.3V to 6.0V.									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Temperature Ranges									
Operating Junction Temperature Range	ТJ	-40	—	+125	°C	Steady State			
Maximum Junction Temperature	ТJ	_	—	+150	°C	Transient			
Storage Temperature Range	Τ <sub>Α</sub>	-65		+150	°C				
Thermal Package Resistances									
Thermal Resistance, 5LD DDPAK	$\theta_{JA}$	_	31.2	_	°C/W	4-Layer JC51 Standard Board			
Thermal Resistance, 3LD DDPAK	$\theta_{JA}$	_	31.4		°C/W	4-Layer JC51 Standard Board			
Thermal Resistance, 5LD TO-220	$\theta_{JA}$	_	29.3		°C/W	4-Layer JC51 Standard Board			
Thermal Resistance, 3LD TO-220	$\theta_{JA}$	_	29.4		°C/W	4-Layer JC51 Standard Board			

#### TEMPERATURE SPECIFICATIONS

## 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: Quiescent Current vs. Input Voltage (1.2V Adjustable).







FIGURE 2-2: Ground Current vs. Load Current (1.2V Adjustable).



**FIGURE 2-3:** Quiescent Current vs. Junction Temperature (1.2V Adjustable).



**FIGURE 2-4:** Line Regulation vs. Temperature (1.2V Adjustable).



**FIGURE 2-5:** Load Regulation vs. Temperature (Adjstable Version).






FIGURE 2-6: Temperature.


Adjust Pin Voltage vs.



**FIGURE 2-7:** Dropout Voltage vs. Load Current (Adjustable Version).



**FIGURE 2-8:** Dropout Voltage vs. Temperature (Adjustable Version).



**FIGURE 2-9:** Power Good (PWRGD) Time Delay vs. Temperature (Adjustable Version).




FIGURE 2-10: Quiescent Current vs. Input Voltage (0.8V Fixed).




FIGURE 2-11: Quiescent Current vs. Input Voltage (2.5V Fixed).







FIGURE 2-12: Ground Current vs. Load Current.









I<sub>SHDN</sub> vs. Temperature.







FIGURE 2-15: Line Regulation vs. Temperature (0.8V Fixed).



**FIGURE 2-16:** Line Regulation vs. Temperature (2.5V Fixed).



**FIGURE 2-17:** Load Regulation vs. Temperature (V<sub>OUT</sub> < 2.5V Fixed).



**FIGURE 2-18:** Load Regulation vs. Temperature ( $V_{OUT} \ge 2.5V$  Fixed).




FIGURE 2-19: Dropout Voltage vs. Load Current.




FIGURE 2-20: Dropout Voltage vs. Temperature.




FIGURE 2-21: Input Voltage.

Short Circuit Current vs.







FIGURE 2-22: Output Noise Voltage Density vs. Frequency.




**FIGURE 2-23:** Power Supply Ripple Rejection (PSRR) vs. Frequency (V<sub>OUT</sub> = 1.2V Adj.).




**FIGURE 2-24:** Power Supply Ripple Rejection (PSRR) vs. Frequency (V<sub>OUT</sub> = 1.2V Adj.).



**FIGURE 2-25:** Power Supply Ripple Rejection (PSRR) vs. Frequency (V<sub>OUT</sub> = 3.3V Fixed).



**FIGURE 2-26:** Power Supply Ripple Rejection (PSRR) vs. Frequency ( $V_{OUT}$  = 3.3V Fixed).






FIGURE 2-28: 2.5V (Adj.) Startup from Shutdown.




FIGURE 2-29: Power Good (PWRGD) Timing.




FIGURE 2-30: (3.3V Fixed).

Dynamic Line Response




FIGURE 2-31: Dynamic Load Response (3.3V Fixed, 10 mA to 1500 mA).




FIGURE 2-32: Dynamic Load Response (3.3V Fixed, 100 mA to 1500 mA).

## 3.0 PIN DESCRIPTION

The descriptions of the pins are listed in Table 3-1.

-	_			
3-Pin Fixed Output	5-Pin Fixed Output	Adjustable Output	Name	Description
	1	1	SHDN	Shutdown Control Input (active-low)
1	2	2	V <sub>IN</sub>	Input Voltage Supply
2	3	3	GND	Ground
3	4	4	V <sub>OUT</sub>	Regulated Output Voltage
_	5	_	PWRGD	Power Good Output
_	_	5	ADJ	Voltage Adjust/Sense Input
Pad	Pad	Pad	EP	Exposed Pad of the Package (ground potential)

### 3.1 Input Voltage Supply (V<sub>IN</sub>)

Connect the unregulated or regulated input voltage source to  $V_{IN}$ . If the input voltage source is located several inches away from the LDO, or the input source is a battery, it is recommended that an input capacitor be used. A typical input capacitance value of 1  $\mu$ F to 10  $\mu$ F should be sufficient for most applications.

## 3.2 Shutdown Control Input (SHDN)

The SHDN input is used to turn the LDO output voltage on and off. When the SHDN input is at a logic-high level, the LDO output voltage is enabled. When the SHDN input is pulled to a logic-low level, the LDO output voltage is disabled. When the SHDN input is pulled low, the PWRGD output also goes low and the LDO enters a low quiescent current shutdown state where the typical quiescent current is 0.1  $\mu$ A.

## 3.3 Ground (GND)

Connect the GND pin of the LDO to a quiet circuit ground. This will help the LDO power supply rejection ratio and noise performance. The ground pin of the LDO only conducts the quiescent current of the LDO (typically  $120 \,\mu$ A), so a heavy trace is not required. For applications have switching or noisy inputs tie the GND pin to the return of the output capacitor. Ground planes help lower inductance and voltage spikes caused by fast transient load currents and are recommended for applications that are subjected to fast load transients.

## 3.4 Power Good Output (PWRGD)

The PWRGD output is an open-drain output used to indicate when the LDO output voltage is within 92% (typically) of its nominal regulation value. The PWRGD threshold has a typical hysteresis value of 2%. The PWRGD output is delayed by 200  $\mu$ s (typical) from the time the LDO output is within 92% + 3% (max hysteresis) of the regulated output value on power-up. This delay time is internally fixed.

## 3.5 Output Voltage Adjust Input (ADJ)

For adjustable applications, the output voltage is connected to the ADJ input through a resistor divider that sets the output voltage regulation value. This provides the user the capability to set the output voltage to any value they desire within the 0.8V to 5.0V range of the device.

## 3.6 Regulated Output Voltage (V<sub>OUT</sub>)

The V<sub>OUT</sub> pin is the regulated output voltage of the LDO. A minimum output capacitance of 1.0  $\mu$ F is required for LDO stability. The MCP1827/MCP1827S is stable with ceramic, tantalum and aluminum-electrolytic capacitors. See **Section 4.3 "Output Capacitor"** for output capacitor selection guidance.

## 3.7 Exposed Pad (EP)

The DDPAK and TO-220 package have an exposed tab on the package. A heat sink may be mount to the tab to aid in the removal of heat from the package during operation. The exposed tab is at the ground potential of the LDO.

## 4.0 DEVICE OVERVIEW

The MCP1827/MCP1827S is a high output current, Low Dropout (LDO) voltage regulator. The low dropout voltage of 330 mV typical at 1.5A of current makes it ideal for battery-powered applications. Unlike other high output current LDOs, the MCP1827/MCP1827S only draws a maximum of 220 µA of quiescent current. The MCP1827 has a shutdown control input and a power good output.

### 4.1 LDO Output Voltage

The 5-pin MCP1827 LDO is available with either a fixed output voltage or an adjustable output voltage. The output voltage range is 0.8V to 5.0V for both versions. The 3-pin MCP1827S LDO is available as a fixed voltage device.


#### 4.1.1 ADJUST INPUT

The adjustable version of the MCP1827 uses the ADJ pin (pin 5) to get the output voltage feedback for output voltage regulation. This allows the user to set the output voltage of the device with two external resistors. The nominal voltage for ADJ is 0.41V.

Figure 4-1 shows the adjustable version of the MCP1827. Resistors  $R_1$  and  $R_2$  form the resistor divider network necessary to set the output voltage. With this configuration, the equation for setting V<sub>OUT</sub> is:

#### EQUATION 4-1:

Where:	$V_{OUT} = V_{ADJ} \left( \frac{R_1 + R_2}{R_2} \right)$	
V <sub>OUT</sub> V <sub>ADJ</sub>	<ul> <li>LDO Output Voltage</li> <li>ADJ Pin Voltage (typically 0.41V)</li> </ul>	



## **FIGURE 4-1:** Typical adjustable output voltage application circuit.

The allowable resistance value range for resistor R<sub>2</sub> is from 10 k $\Omega$  to 200 k $\Omega$ . Solving the equation for R<sub>1</sub> yields the following equation:

#### EQUATION 4-2:

Where:

V<sub>OUT</sub>

V<sub>OUT</sub> = V<sub>ADJ</sub> =

# 4.2 Output Current and Current Limiting

The MCP1827/MCP1827S LDO is tested and ensured to supply a minimum of 1.5A of output current. The MCP1827/MCP1827S has no minimum output load, so the output load current can go to 0 mA and the LDO will continue to regulate the output voltage to within tolerance.

 $R_1 = R_2 \left( \frac{V_{OUT} - V_{ADJ}}{V_{ADJ}} \right)$ 

ADJ Pin Voltage

(typically 0.41V)

LDO Output Voltage

The MCP1827/MCP1827S also incorporates an output current limit. If the output voltage falls below 0.7V due to an overload condition (usually represents a shorted load condition), the output current is limited to 2.2A (typical). If the overload condition is a soft overload, the MCP1827/MCP1827S will supply higher load currents of up to 3A. The MCP1827/MCP1827S should not be operated in this condition continuously as it may result in failure of the device. However, this does allow for device usage in applications that have higher pulsed load currents having an average output current value of 1.5A or less.

Output overload conditions may also result in an overtemperature shutdown of the device. If the junction temperature rises above 150°C, the LDO will shut down the output voltage. See **Section 4.8 "Overtemperature Protection"** for more information on overtemperature shutdown.

## 4.3 Output Capacitor

The MCP1827/MCP1827S requires a minimum output capacitance of 1  $\mu$ F for output voltage stability. Ceramic capacitors are recommended because of their size, cost and environmental robustness qualities.

Aluminum-electrolytic and tantalum capacitors can be used on the LDO output as well. The Equivalent Series Resistance (ESR) of the electrolytic output capacitor must be no greater than 1 ohm. The output capacitor should be located as close to the LDO output as is practical. Ceramic materials X7R and X5R have low temperature coefficients and are well within the acceptable ESR range required. A typical 1  $\mu$ F X7R 0805 capacitor has an ESR of 50 milli-ohms.

Larger LDO output capacitors can be used with the MCP1827/MCP1827S to improve dynamic performance and power supply ripple rejection performance. A maximum of 22  $\mu$ F is recommended. Aluminum-electrolytic capacitors are not recommended for low-temperature applications of < -25°C.

### 4.4 Input Capacitor

Low input source impedance is necessary for the LDO output to operate properly. When operating from batteries, or in applications with long lead length (> 10 inches) between the input source and the LDO, some input capacitance is recommended. A minimum of  $1.0 \ \mu\text{F}$  to  $4.7 \ \mu\text{F}$  is recommended for most applications.

For applications that have output step load requirements, the input capacitance of the LDO is very important. The input capacitance provides the LDO with a good local low-impedance source to pull the transient currents from in order to respond quickly to the output load step. For good step response performance, the input capacitor should be of equivalent (or higher) value than the output capacitor. The capacitor should be placed as close to the input of the LDO as is practical. Larger input capacitors will also help reduce any high-frequency noise on the input and output of the LDO and reduce the effects of any inductance that exists between the input source voltage and the input capacitance of the LDO.

## 4.5 Power Good Output (PWRGD)

The PWRGD output is used to indicate when the output voltage of the LDO is within 92% (typical value, see **Section 1.0 "Electrical Characteristics**" for Minimum and Maximum specifications) of its nominal regulation value.

As the output voltage of the LDO rises, the PWRGD output will be held low until the output voltage has exceeded the power good threshold plus the hysteresis value. Once this threshold has been exceeded, the power good time delay is started (shown as  $T_{PG}$  in the Electrical Characteristics table). The power good time delay is fixed at 200 µs (typical). After the time delay period, the PWRGD output will go high, indicating that the output voltage is stable and within regulation limits.

If the output voltage of the LDO falls below the power good threshold, the power good output will transition low. The power good circuitry has a 170 µs delay when detecting a falling output voltage, which helps to increase noise immunity of the power good output and avoid false triggering of the power good output during fast output transients. See Figure 4-2 for power good timing characteristics.

When the LDO is put into Shutdown mode using the SHDN input, the power good output is pulled low immediately, indicating that the output voltage will be out of regulation. The timing diagram for the power good output when using the shutdown input is shown in Figure 4-3.

The power good output is an open-drain output that can be pulled up to any voltage that is equal to or less than the LDO input voltage. This output is capable of sinking  $1.2 \text{ mA} (V_{PWRGD} < 0.4 \text{V} \text{ maximum}).$ 




FIGURE 4-2: Power Good Timing.




FIGURE 4-3: Power Good Timing from Shutdown.

## 4.6 Shutdown Input (SHDN)

The  $\overline{\text{SHDN}}$  input is an active-low input signal that turns the LDO on and off. The  $\overline{\text{SHDN}}$  threshold is a percentage of the input voltage. The typical value of this shutdown threshold is 30% of V<sub>IN</sub>, with minimum and maximum limits over the entire operating temperature range of 45% and 15%, respectively.

The SHDN input will ignore low-going pulses (pulses meant to shut down the LDO) that are up to 400 ns in pulse width. If the shutdown input is pulled low for more than 400 ns, the LDO will enter Shutdown mode. This small bit of filtering helps to reject any system noise spikes on the shutdown input signal.

On the rising edge of the  $\overline{SHDN}$  input, the shutdown circuitry has a 30 µs delay before allowing the LDO output to turn on. This delay helps to reject any false turn-on signals or noise on the SHDN input signal. After

the 30  $\mu$ s delay, the LDO output enters its soft-start period as it rises from 0V to its final regulation value. If the SHDN input signal is pulled low during the 30  $\mu$ s delay period, the timer will be reset and the delay time will start over again on the next rising edge of the SHDN input. The total time from the SHDN input going high (turn-on) to the LDO output being in regulation is typically 100  $\mu$ s. See Figure 4-4 for a timing diagram of the SHDN input.




FIGURE 4-4: Shutdown Input Timing Diagram.

#### 4.7 Dropout Voltage and Undervoltage Lockout

Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below the nominal value that was measured with a  $V_R$  + 0.6V differential applied. The MCP1827/MCP1827S LDO has a very low dropout voltage specification of 330 mV (typical) at 1.5A of output current. See Section 1.0 "Electrical Characteristics" for maximum dropout voltage specifications.

The MCP1827/MCP1827S LDO operates across an input voltage range of 2.3V to 6.0V and incorporates input Undervoltage Lockout (UVLO) circuitry that keeps the LDO output voltage off until the input voltage reaches a minimum of 2.18V (typical) on the rising edge of the input voltage. As the input voltage falls, the LDO output will remain on until the input voltage level reaches 2.04V (typical).

Since the MCP1827/MCP1827S LDO undervoltage lockout activates at 2.04V as the input voltage is falling, the dropout voltage specification does not apply for output voltages that are less than 1.9V.

For high-current applications, voltage drops across the PCB traces must be taken into account. The trace resistances can cause significant voltage drops between the input voltage source and the LDO. For applications with input voltages near 2.3V, these PCB trace voltage drops can sometimes lower the input voltage enough to trigger a shutdown due to undervoltage lockout.


## 4.8 Overtemperature Protection

The MCP1827/MCP1827S LDO has temperaturesensing circuitry to prevent the junction temperature from exceeding approximately 150°C. If the LDO junction temperature does reach 150°C, the LDO output will be turned off until the junction temperature cools to approximately 140°C, at which point the LDO output will automatically resume normal operation. If the internal power dissipation continues to be excessive, the device will again shut off. The junction temperature of the die is a function of power dissipation, ambient temperature and package thermal resistance. See **Section 5.0 "Application Circuits/ Issues"** for more information on LDO power dissipation and junction temperature.

## 5.0 APPLICATION CIRCUITS/ ISSUES

## 5.1 Typical Application

The MCP1827/MCP1827S is used for applications that require high LDO output current and a power good output.



#### FIGURE 5-1: Typical Application Circuit.

#### 5.1.1 APPLICATION CONDITIONS

Package Type = TO-220-5

- $V_{IN}$  maximum = 3.465V
- $V_{IN}$  minimum = 3.135V
- $V_{\text{DROPOUT (max)}} = 0.550V$
- V<sub>OUT</sub> (typical) = 2.5V

I<sub>OUT</sub> = 1.5A maximum

P<sub>DISS</sub> (typical) = 1.2W

Temperature Rise = 35.2°C

## 5.2 Power Calculations

#### 5.2.1 POWER DISSIPATION

The internal power dissipation within the MCP1827/ MCP1827S is a function of input voltage, output voltage, output current and quiescent current. Equation 5-1 can be used to calculate the internal power dissipation for the LDO.

#### EQUATION 5-1:

$P_{LDO} = (V_{IN(MAX)}) - V_{OUT(MIN)}) \times I_{OUT(MAX)})$								
Where:								
$P_{LDO}$	=	LDO Pass device internal power dissipation						
V <sub>IN(MAX)</sub>	=	Maximum input voltage						
V <sub>OUT(MIN)</sub>	=	LDO minimum output voltage						

In addition to the LDO pass element power dissipation, there is power dissipation within the MCP1827/ MCP1827S as a result of quiescent or ground current. The power dissipation as a result of the ground current can be calculated using the following equation:

### **EQUATION 5-2:**

P <sub>I</sub> Where:	(GNI	$D_{D} = V_{IN(MAX)} \times I_{VIN}$
P <sub>I(GND</sub>	=	Power dissipation due to the quiescent current of the LDO
V <sub>IN(MAX)</sub>	=	Maximum input voltage
I <sub>VIN</sub>	=	Current flowing in the V <sub>IN</sub> pin with no LDO output current (LDO quiescent current)

The total power dissipated within the MCP1827/ MCP1827S is the sum of the power dissipated in the LDO pass device and the P(I<sub>GND</sub>) term. Because of the CMOS construction, the typical I<sub>GND</sub> for the MCP1827/ MCP1827S is 120  $\mu$ A. Operating at a maximum of 3.465V results in a power dissipation of 0.49 milli-Watts. For most applications, this is small compared to the LDO pass device power dissipation and can be neglected.

The maximum continuous operating junction temperature specified for the MCP1827/MCP1827S is +125°C. To estimate the internal junction temperature of the MCP1827/MCP1827S, the total internal power dissipation is multiplied by the thermal resistance from junction to ambient ( $R\theta_{JA}$ ) of the device. The thermal resistance from junction to ambient for the TO-220-5 package is estimated at 29.3° C/W.

#### **EQUATION 5-3:**

$$T_{J(MAX)} = P_{TOTAL} \times R\Theta_{JA} + T_{AMAX}$$

- T<sub>J(MAX)</sub> = Maximum continuous junction temperature
- P<sub>TOTAL</sub> = Total device power dissipation
  - $R\theta_{JA}$  = Thermal resistance from junction to ambient
- $T_{AMAX}$  = Maximum ambient temperature

The maximum power dissipation capability for a package can be calculated given the junction-toambient thermal resistance and the maximum ambient temperature for the application. Equation 5-4 can be used to determine the package maximum internal power dissipation.

#### **EQUATION 5-4:**

$$P_{D(MAX)} = \frac{(T_{J(MAX)} - T_{A(MAX)})}{R\theta_{JA}}$$

 $T_{A(MAX)}$  = maximum ambient temperature

 $R\theta_{JA}$  = Thermal resistance from junction to ambient

#### EQUATION 5-5:

$$T_{J(RISE)} = P_{D(MAX)} \times R\theta_{JA}$$

 $T_{J(RISE)}$  = Rise in device junction temperature over the ambient temperature  $P_{D(MAX)}$  = Maximum device power dissipation  $R\theta_{JA}$  = Thermal resistance from junction to ambient

#### EQUATION 5-6:

$$T_J = T_{J(RISE)} + T_A$$

 $T_J$  = Junction temperature

 $T_{J(RISE)}$  = Rise in device junction temperature over the ambient temperature

 $T_A$  = Ambient temperature

## 5.3 Typical Application

Internal power dissipation, junction temperature rise, junction temperature and maximum power dissipation is calculated in the following example. The power dissipation as a result of ground current is small enough to be neglected.

#### 5.3.1 POWER DISSIPATION EXAMPLE

#### Package

Package Type = TO-220-5

Input Voltage

 $V_{IN} = 3.3V \pm 5\%$ 

LDO Output Voltage and Current

V<sub>OUT</sub> = 2.5V I<sub>OUT</sub> = 1.5A

Maximum Ambient Temperature

 $T_{A(MAX)} = 60^{\circ}C$ 

Internal Power Dissipation

$$\begin{split} \mathsf{P}_{\mathsf{LDO}(\mathsf{MAX})} &= \ (\mathsf{V}_{\mathsf{IN}(\mathsf{MAX})} - \mathsf{V}_{\mathsf{OUT}(\mathsf{MIN})}) \times \mathsf{I}_{\mathsf{OUT}(\mathsf{MAX})} \\ \mathsf{P}_{\mathsf{LDO}} &= \ ((3.3\mathsf{V} \times 1.05) - (2.5\mathsf{V} \times 0.975)) \\ &\times 1.5\mathsf{A} \\ \mathsf{P}_{\mathsf{LDO}} &= \ 1.54 \text{ Watts} \end{split}$$

#### 5.3.1.1 Device Junction Temperature Rise

The internal junction temperature rise is a function of internal power dissipation and the thermal resistance from junction-to-ambient for the application. The thermal resistance from junction-to-ambient ( $R\theta_{JA}$ ) is derived from EIA/JEDEC standards for measuring thermal resistance. The EIA/JEDEC specification is JESD51. The standard describes the test method and board specifications for measuring the thermal resistance from junction to ambient. The actual thermal resistance for a particular application can vary depending on many factors such as copper area and thickness. Refer to AN792, *"A Method to Determine How Much Power a SOT23 Can Dissipate in an Application"* (DS00792), for more information regarding this subject.

$$T_{J(RISE)} = P_{TOTAL} \times R\theta_{JA}$$
  

$$T_{JRISE} = 1.54 \text{ W} \times 29.3^{\circ} \text{ C/W}$$
  

$$T_{JRISE} = 45.12^{\circ}\text{C}$$

#### 5.3.1.2 Junction Temperature Estimate

To estimate the internal junction temperature, the calculated temperature rise is added to the ambient or offset temperature. For this example, the worst-case junction temperature is estimated below:

$$T_J = T_{JRISE} + T_{A(MAX)}$$
  
 $T_J = 45.12^{\circ}C + 60.0^{\circ}C$   
 $T_J = 105.12^{\circ}C$ 

As you can see from the result, this application will be operating within the maximum operating junction temperature of  $125^{\circ}$ C.

5.3.1.3 Maximum Package Power Dissipation at 60°C Ambient Temperature

TO-220-5 (29.3° C/W Rθ<sub>JA</sub>):

 $P_{D(MAX)} = (125^{\circ}C - 60^{\circ}C) / 29.3^{\circ} C/W$ 

P<sub>D(MAX)</sub> = 2.218W

### DDPAK-5 (31.2°C/Watt Rθ<sub>JA</sub>):

P<sub>D(MAX)</sub> = (125°C - 60°C)/ 31.2° C/W


 $P_{D(MAX)} = 2.083W$ 

From this table you can see the difference in maximum allowable power dissipation between the TO-220-5 package and the DDPAK-5 package.

## 6.0 PACKAGING INFORMATION

#### 6.1 Package Marking Information


3-Lead DDPAK (MCP1827S)



#### 3-Lead TO-220 (MCP1827S)




5-Lead DDPAK (Fixed) (MCP1827)



5-Lead TO-220 (Adj) (MCP1827)



Example:





Example:




Example:



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

### 3-Lead Plastic (EB) DDPAK



Unita				IVITEETIVIE TERKS			
Dimension Limits				MIN	NOM	MAX	
Number of Pins					3		
е		1.00 BSC			2.54 BSC		
Α	.170	.177	.183	4.32	4.50	4.65	
A1	.000	.005	.010	0.00	0.13	0.25	
Е	.385	.398	.410	9.78	10.11	10.41	
E1		.256 REF		6.50 REF			
D	.330	.350	.370	8.38	8.89	9.40	
D1	.549	.577	.605	13.94	14.66	15.37	
D2		.303 REF			7.70 REF		
С	.014	.020	.026	0.36	0.51	0.66	
c2	.045		.055	1.14		1.40	
b	.026	.032	.037	0.66	0.81	0.94	
b1	.049	.050	.051	1.24	1.27	1.30	
L	.068		.110	1.73		2.79	
L3	.045		.067	1.14		1.70	
¢			8°			8°	
α	3°		7°	3°	-	7°	
	ts e A A1 E E1 D D1 D2 c c c b b1 L L3 \$\$	ts MIN e A .170 A1 .000 E .385 E1 D .330 D1 .549 D2 C .014 C2 .045 b .026 b1 .049 L .068 L3 .045 \$	ts         MIN         NOM           e         1.00 BSC           A         .170         .177           A1         .000         .005           E         .385         .398           E1         .256 REF           D         .330         .350           D1         .549         .577           D2         .303 REF         .303 REF           c         .014         .020           c2         .045            b         .026         .032           b1         .049         .050           L         .068            L3         .045            \$\$\overline{4}\$	ts         MIN         NOM         MAX           e         1.00 BSC           A         .170         .177         .183           A1         .000         .005         .010           E         .385         .398         .410           E1         .256 REF         .256 REF           D         .330         .350         .370           D1         .549         .577         .605           D2         .303 REF         .055           b         .026         .032         .037           b1         .049         .050         .051           L         .068          .110           L3         .045          .067           φ          8°	ts         MIN         NOM         MAX         MIN $a$ $3$ $a$	MIN         NOM         MAX         MIN         NOM           3         3         3         3         3           e         1.00 BSC         2.54 BSC         3         3           A         .170         .177         .183         4.32         4.50           A1         .000         .005         .010         0.00         0.13           E         .385         .398         .410         9.78         10.11           E1         .256 REF         6.50 REF         6.50 REF           D         .330         .350         .370         8.38         8.89           D1         .549         .577         .605         13.94         14.66           D2         .303 REF         7.70 REF         7.70 REF         7.70 REF         0.014         .020         .026         0.36         0.51           c2         .045          .055         1.14          b         .026         .032         .037         0.66         0.81           b1         .049         .050         .051         1.24         1.27         1.27         1.2         .068          .100         1.73	

\* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. BSC: Basic Dimension. Theoretically, exact value shown without tolerances.

See ASME Y14.5M

REF: Reference Dimension, usually without tolerance, for information purposes only.


See ASME Y14.5M

JEDEC equivalent: TO-252

Drawing No. C04-011

Revised 07-19-05

## 3-Lead Plastic Transistor Outline (AB) (TO-220)



	Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		3			3		
Pitch	е	.100 BSC		2.54 BSC				
Overall Pin Pitch	e1	.200 BSC		5.08 BSC				
Overall Height	Α	.140	-	.190	3.56	-	4.83	
Tab Thickness	A1	.020	-	.055	0.51	-	1.40	
Base to Lead	A2	.080	-	.120	2.03	-	3.05	
Overall Width	Е	.380	-	.420	9.65	-	10.67	
Exposed Tab Width	E1	.270	-	.350	6.86	-	8.89	
– (SEE BOTTOM VARIANT B)	E3	.251	.256	.261	6.38	6.50	6.63	
Hole Center to Tab Edge	Q	.100	-	.120	2.54	-	3.05	
Overall Length	D	.560	-	.650	14.22	-	16.51	
Molded Package Length	D1	.330	-	.361	8.38	-	9.17	
Exposed Tab Length	D2	.480	-	.507	12.19	-	12.88	
– (SEE BOTTOM VARIANT B)	D3	.243	.248	.253	6.17	6.30	6.43	
– (SEE BOTTOM VARIANT B)	D4	.303	.308	.313	7.70	7.82	7.95	
Tab Length	H1	.230	-	.270	5.84	-	6.86	
Mounting Hole Diameter	φP	.139	-	.156	3.53	-	3.96	
Lead Length	L	.500	-	.580	12.70	-	14.73	
Lead Shoulder	L1	-	-	.250	2.10	-	6.35	
Foot Angle	α	0	-	8°	0	-	8°	
Lead Thickness	С	.012	-	.024	0.30	-	0.61	
Lead Width	b	.015	.027	.040	0.38	0.69	1.02	
Shoulder Width	b2	.045	.057	.070	1.14	1.45	1.78	

\*Controlling Parameter


Notes:

Dimensions D1 and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. BSC: Basic Dimension. Theoretically exact value shown without tolerances.

See ASME Y14.5M

Drawing No. C04-158

### 5-Lead Plastic (ET) DDPAK



	Units	INCHES*		MILLIMETERS			
Dimen	sion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins			5			5	
Pitch	е		.067 BSC			1.70 BSC	
Overall Height	А	.170	.177	.183	4.32	4.50	4.65
Standoff	§ A1	.000	.005	.010	0.00	0.13	0.25
Overall Width	E	.385	.398	.410	9.78	10.11	10.41
Exposed Pad Width	E1	.256 REF 6.5		6.50 REF			
Molded Package Length	D	.330	.350	.370	8.38	8.89	9.40
Overall Length	D1	.549	.577	.605	13.94	14.66	15.37
Exposed Pad Length	D2	.303 REF		7.75 REF			
Lead Thickness	С	.014	.020	.026	0.36	0.51	0.66
Pad Thickness	c2	.045		.055	1.14		1.40
Lead Width	b	.026	.032	.037	0.66	0.81	0.94
Foot Length	L	.068	.089	.110	1.73	2.26	2.79
Pad Length	L3	.045		.067	1.14		1.70
Foot Angle	Φ			8°			8°
Mold Draft Angle	α	3°		7°	3°		7°

\* Controlling Parameter

§ Significant Characteristic

#### Notes:

Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. BSC: Basic Dimension. Theoretically exact value shown without tolerances.

See ASME Y14.5M

REF: Reference Dimension, usually without tolerance, for information purposes only.


See ASME Y14.5M

JEDEC equivalent: TO-252

Drawing No. C04-012

Revised 07-19-05

## 5-Lead Plastic Transistor Outline (AT) (TO-220)



	Units	INCHE	ES*	MILLIME	TERS
Dimension Limits		MIN	MAX	MIN	MAX
Lead Pitch	e	.060	.072	1.52	1.83
Overall Lead Centers	e1	.263	.273	6.68	6.93
Space Between Leads	e3	.030	.040	0.76	1.02
Overall Height	А	.160	.190	4.06	4.83
Overall Width	E	.385	.415	9.78	10.54
Overall Length	D	.560	.590	14.22	14.99
Flag Length	H1	.234	.258	5.94	6.55
Flag Thickness	F	.045	.055	1.14	1.40
Through Hole Center	Q	.103	.113	2.62	2.87
Through Hole Diameter	Р	.146	.156	3.71	3.96
Lead Length	L	.540	.560	13.72	14.22
Base to Bottom of Lead	J1	.090	.115	2.29	2.92
Lead Thickness	C1	.014	.022	0.36	0.56
Lead Width	β	.025	.040	0.64	1.02
Mold Draft Angle	α	3°	7°	3°	7°

D

\* Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254 mm) per side. JEDEC equivalent: TO-220

Drawing No. C04-036

Revised 08-01-05

## APPENDIX A: REVISION HISTORY

### **Revision B (September 2006)**

- Correction to maximum Dropout Voltage in Section 1.0.
- Added additional graphs in Section 2.0.
- Added disclaimer to package outline drawings.

## Revision A (July 2006)

Original Release of this Document.

NOTES:

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. XX	<u>× × × ××</u>	Examples:		
Device Output	Feature Tolerance Temp. Package	a) MCP1827-0802E/AT: 0.8V LDO Regulator 5LD TO-220		
	e Code	b) MCP1827-1002E/ET: 1.0V LDO Regulator 5LD DDPAK		
Device:	MCP1827: 1.5A Low Dropout Regulator MCP1827T: 1.5A Low Dropout Regulator	c) MCP1827-1202E/AT: 1.2V LDO Regulator 5LD TO-220		
	Tape and Reel MCP1827S: 1.5A Low Dropout Regulator MCP1827ST: 1.5A Low Dropout Regulator Tape and Reel	d) MCP1827-1802E/AT: 1.8V LDO Regulator 5LD TO-220		
		e) MCP1827-2502E/ET: 2.5V LDO Regulator 5LD DDPAK		
Output Voltage *:	08 = 0.8V "Standard"	f) MCP1827-3002E/ET: 3.0V LDO Regulator 5LD DDPAK		
	12 = 1.2V "Standard" 18 = 1.8V "Standard" 25 = 2.5V "Standard"	g) MCP1827-3302E/AT 3.3V LDO Regulator 5LD TO-220		
	30 = 3.0V "Standard" 33 = 3.3V "Standard"	h) MCP1827-5002E/ET: 5.0V LDO Regulator 5LD DDPAK		
	50 = 5.0V "Standard" *Contact factory for other output voltage options	i) MCP1827-ADJE/AT: ADJ LDO Regulator 5LD TO-220		
Extra Feature Code:	0 = Fixed			
Tolerance:	2 = 2.0% (Standard)	a) MCP1827S-0802E/EB:0.8V LDO Regulator 3LD DDPAK		
Tolerance.	2 = 2.0% (Standard)	b) MCP1827S-0802E/AB:0.8V LDO Regulator 3LD TO-220		
Temperature:	$E = -40^{\circ}C \text{ to } +125^{\circ}C$	c) MCP1827S-1002E/EB:1.0V LDO Regulator 3LD DDPAK		
Package Type:	AB = Plastic Transistor Outline, TO-220, 3-lead AT = Plastic Transistor Outline, TO-220, 5-lead	d) MCP1827S-1202E/AB 1.2V LDO Regulator 3LD TO-220		
	EB = Plastic, DDPAK, 3-lead ET = Plastic, DDPAK, 5-lead	e) MCP1827S-1802E/EB 1.8V LDO Regulator 3LD DDPAK		
		f) MCP1827S-2502E/EB 2.5V LDO Regulator 3LD DDPAK		
		g) MCP1827S-2502E/EB 3.0V LDO Regulator 3LD DDPAK		
		h) MCP1827S-3302E/AB 3.3V LDO Regulator 3LD TO-220		
		i) MCP1827S-5002E/EB 5.0V LDO Regulator 3LD DDPAK		
		j) MCP1827S-ADJE/AB ADJ LDO Regulator 3LD TO-220		

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2006, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Fuzhou** Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Gumi** Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Penang** Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-572-9526 Fax: 886-3-572-6459

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-3910 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

08/29/06