M5069 Positive High Voltage Hot Swap / Inrush Current Controller with Power Limiting



LM5069 Positive High Voltage Hot Swap / Inrush Current Controller with Power Limiting General Description • Adjustable current limit

The LM5069 positive hot swap controller provides intelligent control of the power supply connections during insertion and removal of circuit cards from a live system backplane or other "hot" power sources. The LM5069 provides in-rush current control to limit system voltage droop and transients. The current limit and power dissipation in the external series pass N-Channel MOSFET are programmable, ensuring operation within the Safe Operating Area (SOA). The POWER GOOD output indicates when the output voltage is within 1.25V of the input voltage. The input under-voltage and over-voltage lockout levels and hysteresis are programmable, as well as the initial insertion delay time and fault detection time. The LM5069-1 latches off after a fault detection, while the LM5069-2 automatically restarts at a fixed duty cycle. The LM5069 is available in a 10 pin MSOP package.

Features

- Wide operating range: +9V to +80V
- In-rush current limit for safe board insertion into live power sources
- Programmable maximum power dissipation in the external pass device


- Circuit breaker function for severe over-current events
- Internal high side charge pump and gate driver for
- external N-channel MOSFET Adjustable under-voltage lockout (UVLO) and hysteresis
- Adjustable under-voltage lockout (OVLO) and hysteresis
 Adjustable over-voltage lockout (OVLO) and hysteresis
- Initial insertion timer allows ringing and transients to subside after system connection
- Programmable fault timer avoids nuisance trips
- Active high open drain POWER GOOD output
- Available in latched fault and automatic restart versions

Applications

- Server Backplane Systems
- Base Station Power Distribution Systems
- Solid State Circuit Breaker
- 24V/48V Industrial Systems


Package

MSOP-10



LM5069

Connection Diagram



Ordering Information

Order Number	Fault Response	Package Type	NSC Package Drawing	Supplied As
LM5069MM-1	Latch Off			1000 Units on Tape and Reel
LM5069MMX-1	Latch Off	MSOP-10	MUB10A	3500 Units on Tape and Reel
LM5069MM-2	Auto Restart	1 MISOF-10		1000 Units on Tape and Reel
LM5069MMX-2	Auto Restart			3500 Units on Tape and Reel

Pin Descriptions

Pin #	Name	Description	Applications Information
1	SENSE	Current sense input	The voltage across the current sense resistor (R_S) is measured from VIN to this pin. If the voltage across R_S reaches 55mV the load current is limited and the fault timer activates.
2	VIN	Positive supply input	A small ceramic bypass capacitor close to this pin is recommended to suppress transients which occur when the load current is switched off.
3	UVLO	Under-voltage lockout	An external resistor divider from the system input voltage sets the under-voltage turn-on threshold. An internal 21 µA current source provides hysteresis. The enable threshold at the pin is 2.5V. This pin can also be used for remote shutdown control.
4	OVLO	Over-voltage lockout	An external resistor divider from the system input voltage sets the over-voltage turn-off threshold. An internal 21 μ A current source provides hysteresis. The disable threshold at the pin is 2.5V.
5	GND	Circuit ground	
6	TIMER	Timing capacitor	An external capacitor connected to this pin sets the insertion time delay and the Fault Timeout Period. The capacitor also sets the restart timing of the LM5069-2.
7	PWR	Power limit set	An external resistor connected to this pin, in conjunction with the current sense resistor (R_s), sets the maximum power dissipation allowed in the external series pass MOSFET.
8	PGD	Power Good indicator	An open drain output. When the external MOSFET V_{DS} decreases below 1.25V, the PGD indicator is active (high). When the external MOSFET V_{DS} increases above 2.5V the PGD indicator switches low.
9	OUT	Output feedback	Connect to the output rail (external MOSFET source). Internally used to determine the MOSFET V_{DS} voltage for power limiting, and to control the PGD indicator.
10	GATE	Gate drive output	Connect to the external MOSFET's gate. This pin's voltage is typically 12V above the OUT pin when enabled.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

VIN to GND (Note 5)	-0.3V to 100V
SENSE, OUT, PGD to GND	-0.3V to 100V
GATE to GND (Note 5)	-0.3V to 100V
UVLO to GND	-0.3V to 100V
OVLO to GND	-0.3V to 7V
VIN to SENSE	-0.3V to +0.3V

ESD Rating (Note 2) 2kV Human Body Model Storage Temperature -65°C to +150°C Junction Temperature +150°C

Operating Ratings

VIN Supply Voltage	+9.0V to 80V
PGD Off Voltage	0V to 80V
Junction Temp. Range	–40°C to +125°C

Electrical Characteristics Limits in standard type are for $T_J = 25^{\circ}C$ only; limits in boldface type apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}C$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: VIN = 48V.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Input (VIN pin)						
I _{IN-EN}	Input Current, enabled	UVLO > 2.5V and OVLO < 2.5V		1.3	1.6	mA
I _{IN-DIS}	Input Current, disabled	UVLO <2.5V or OVLO >2.5V		480	650	μA
PORIT	Power On Reset threshold at VIN to trigger insertion timer	VIN Increasing		7.6	8.0	V
POR _{EN}	Power On Reset threshold at VIN to enable all functions	VIN increasing		8.8	9.0	V
POR _{EN-HYS}	POR _{EN} hysteresis	VIN decreasing		90		m٧
OUT pin		· · · · ·				
I _{OUT-EN}	OUT bias current, enabled	OUT = VIN, Normal operation		11		μA
I _{OUT-DIS}	OUT bias current, disabled (Note 3)	Disabled, OUT = 0V, SENSE = VIN		50		
JVLO, OVLO pi	ns					
UVLO _{TH}	UVLO threshold		2.45	2.5	2.55	V
UVLO _{HYS}	UVLO hysteresis current	UVLO = 1V	12	21	30	μA
UVLO _{DEL}	UVLO delay	Delay to GATE high		55		μs
		Delay to GATE low		11		
UVLO _{BIAS}	UVLO bias current	UVLO = 48V			1	μA
OVLO _{TH}	OVLO threshold		2.40	2.5	2.60	V
OVLO _{HYS}	OVLO hysteresis current	OVLO = 2.6V	12	21	30	μA
OVLODEL	OVLO delay	Delay to GATE high		55		μs
		Delay to GATE low		11		
OVLOBIAS	OVLO bias current	OVLO = 2.4V			1	μA
Power Limit (PV	VR pin)					
PWR _{LIM-1}	Power limit sense voltage (VIN-SENSE)	SENSE-OUT = 48V, R_{PWR} = 150 k Ω	19	25	31	m۱
PWR _{LIM-2}		SENSE-OUT = 24V, R_{PWR} = 75 k Ω		25		m\
I _{PWR}	PWR pin current	$V_{PWR} = 2.5V$		20		μA
Gate Control (G	ATE pin)					
I _{GATE}	Source current	Normal Operation, GATE-OUT = 5V	10	16	22	μA
	Sink current	UVLO < 2.5V	1.75	2	2.6	m/
		VIN - SENSE = 150 mV or VIN <	45	110	175	mA
		$POR_{IT}, V_{GATE} = 5V$				
V _{GATE}	Gate output voltage in normal operation	GATE-OUT voltage	11.4	12	12.6	V

3

Downloaded from $\underline{\text{Elcodis.com}}$ electronic components distributor

LM5069

Electrical Characteristics Limits in standard type are for $T_J = 25^{\circ}C$ only; limits in boldface type apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}C$, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: VIN = 48V. (Continued)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Uni
urrent Limit		·				
V _{CL}	Threshold voltage	VIN-SENSE voltage	48.5	55	61.5	m\
t _{CL}	Response time	VIN-SENSE stepped from 0 mV to 80 mV		45		μs
ISENSE	SENSE input current	Enabled, SENSE = OUT		23		μA
		Disabled, OUT = 0V		60		
ircuit Breaker						
V _{CB}	Threshold voltage	VIN - SENSE	80	105	130	m
t _{CB}	Response time	VIN - SENSE stepped from 0 mV		0.44	1.2	μ
		to 150 mV, time to GATE low, no				
		load				
mer (TIMER p	in)	-				
V _{TMRH}	Upper threshold		3.76	4	4.16	١
V _{TMRL}	Lower threshold	Restart cycles (LM5069-2)	1.187	1.25	1.313	١
		End of 8th cycle (LM5069-2)		0.3		١
		Re-enable Threshold (LM5069-1)		0.3		١
ITIMER	Insertion time current		3	5.5	8	μ
	Sink current, end of insertion time	TIMER pin = 2V	1.0	1.5	2.0	m
	Fault detection current		51	85	120	μ
	Fault sink current		1.25	2.5	3.75	μ
DC _{FAULT}	Fault Restart Duty Cycle	LM5069-2 only		0.5		%
t _{FAULT}	Fault to GATE low delay	TIMER pin reaches 4.0V		12		μ
ower Good (P	GD pin)		1			
PGD _{TH}	Threshold measured at SENSE-OUT	Decreasing	0.67	1.25	1.85	١
		Increasing, relative to decreasing threshold	0.95	1.25	1.55	
PGD _{VOL}	Output low voltage	I _{SINK} = 2 mA		60	150	m
PGDIOH	Off leakage current	V _{PGD} = 80V			5	μ


Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and conditions see the Electrical Characteristics. **Note 2:** The human body model is a 100 pF capacitor discharged through a 1.5 k Ω resistor into each pin.


Note 3: OUT bias current (disabled) due to leakage current through an internal 1.0 MΩ resistance from SENSE to VOUT.


Note 4: For detailed information on soldering plastic MSOP packages refer to the Packaging Databook available from National Semiconductor Corporation.

Note 5: The GATE pin voltage is typically 12V above VIN when the LM5069 is enabled. Therefore the Absolute Maximum Ratings for VIN (100V) applies only when the LM5069 is disabled, or for a momentary surge to that voltage since the Absolute Maximum Rating for the GATE pin is also 100V.

Typical Performance Characteristics Unless otherwise specified the following conditions apply: T_J = 25°C, V_{IN} = 48V








LM5069


Typical Performance Characteristics Unless otherwise specified the following conditions apply: $T_J = 25^{\circ}C$, $V_{IN} = 48V$ (Continued)

MOSFET Power Dissipation Limit vs. R_{PWR} and R_s







UVLO Hysteresis Current vs. Temperature




UVLO, OVLO Threshold vs. Temperature








OVLO Hysteresis Current vs. Temperature




Input Current, Enabled vs. Temperature




Typical Performance Characteristics Unless otherwise specified the following conditions apply: T_J =

 $25^{\circ}C$, $V_{IN} = 48V$ (Continued)


Current Limit Threshold vs. Temperature




Power Limit Threshold vs. Temperature









-20 0 20 40 60 80 100 125


JUNCTION TEMPERATURE (°C)

LM5069

20197264



Typical Performance Characteristics Unless otherwise specified the following conditions apply: $T_J = 25^{\circ}C$, $V_{IN} = 48V$ (Continued)






FIGURE 1. Basic Application Circuit

Functional Description

The LM5069 is designed to control the in-rush current to the load upon insertion of a circuit card into a live backplane or other "hot" power source, thereby limiting the voltage sag on the backplane's supply voltage, and the dV/dt of the voltage applied to the load. Effects on other circuits in the system are minimized, preventing possible unintended resets. A controlled shutdown when the circuit card is removed can also be implemented using the LM5069. In addition to a program-

mable current limit, the LM5069 monitors and limits the maximum power dissipation in the series pass device to maintain operation within the device Safe Operating Area (SOA). Either current limiting or power limiting for an extended period of time results in the shutdown of the series pass device. In this event, the LM5069-1 latches off until the circuit is re-enabled by external control, while the LM5069-2 automatically restarts with defined timing. The circuit breaker function quickly switches off the series pass device upon detection of a severe over-current condition. The Power

Functional Description (Continued)

Good (PGD) output pin indicates when the output voltage is within 1.25V of the system input voltage (V_{SYS}). Programmable under-voltage lock-out (UVLO) and over-voltage lock-

out (OVLO) circuits shut down the LM5069 when the system input voltage is outside the desired operating range. The typical configuration of a circuit card with LM5069 hot swap protection is shown in Figure 2.




FIGURE 2. LM5069 Application

Power Up Sequence

The VIN operating range of the LM5069 is +9V to +80V, with a transient capability to +100V. Referring to the Block Diagram and Figures 1 and 3, as the voltage at VIN initially increases, the external N-channel MOSFET (Q1) is held off by an internal 230 mA pull-down current at the GATE pin. The strong pull-down current at the GATE pin prevents an inadvertent turn-on as the MOSFET's gate-to-drain (Miller) capacitance is charged. Additionally, the TIMER pin is initially held at ground. When the VIN voltage reaches the POR_{IT} threshold (7.6V) the insertion time begins. During the insertion time, the capacitor at the TIMER pin (C_T) is charged by a 5.5 µA current source, and Q1 is held off by a 2 mA pull-down current at the GATE pin regardless of the VIN voltage. The insertion time delay allows ringing and transients at VIN to settle before Q1 can be enabled. The insertion time ends when the TIMER pin voltage reaches 4.0V. C_T is then quickly discharged by an internal 1.5 mA pull-down current. After the insertion time, the LM5069 control circuitry is enabled when VIN reaches the POR_{EN} threshold (8.8V). The GATE pin then switches on Q1 when V_{SYS} exceeds the UVLO threshold (UVLO pin >2.5V). If V_{SYS} is above the UVLO threshold at the end of the insertion time, Q1 switches on at that time. The GATE pin charge pump sources 16 μ A to charge Q1's gate capacitance. The maximum gate-to-source voltage of Q1 is limited by an internal 12V zener diode.

As the voltage at the OUT pin increases, the LM5069 monitors the drain current and power dissipation of MOSFET Q1. In-rush current limiting and/or power limiting circuits actively control the current delivered to the load. During the in-rush limiting interval (t2 in Figure 3) an internal 85 μ A fault timer current source charges C_T. If Q1's power dissipation and the input current reduce below their respective limiting thresholds before the TIMER pin reaches 4.0V the 85 μ A current source is switched off, and C_T is discharged by the internal 2.5 μ A current sink (t3 in Figure 3). The in-rush limiting interval is complete when the voltage at the OUT pin increases to within 1.25V of the input voltage (V_{SYS}), and the PGD pin switches high.

If the TIMER pin voltage reaches 4.0V before in-rush current limiting or power limiting ceases (during t2), a fault is declared and Q1 is turned off. See the Fault Timer & Restart section for a complete description of the fault mode.

Power Up Sequence (Continued)




FIGURE 3. Power Up Sequence (Current Limit only)

Gate Control

A charge pump provides internal bias voltage above the output voltage (OUT pin) to enhance the N-Channel MOS-FET's gate. The gate-to-source voltage is limited by an internal 12V zener diode. During normal operating conditions (t3 in Figure 3) the gate of Q1 is held charged by an internal 16 μ A current source to approximately 12V above OUT. If the maximum V_{GS} rating of Q1 is less than 12V, a lower voltage external zener diode must be added between the GATE and OUT pins. The external zener diode must have a forward current rating of at least 250 mA.

When the system voltage is initially applied, the GATE pin is held low by a 230 mA pull-down current. This helps prevent an inadvertent turn-on of the MOSFET through its drain-gate capacitance as the applied system voltage increases.

During the insertion time (t1 in Figure 3) the GATE pin is held low by a 2 mA pull-down current. This maintains Q1 in the off-state until the end of t1, regardless of the voltage at VIN or UVLO. Following the insertion time, during t2 in Figure 3, the gate voltage of Q1 is modulated to keep the current or power dissipation level from exceeding the programmed levels. While in the current or power limiting mode the TIMER pin capacitor is charging. If the current and power limiting cease before the TIMER pin reaches 4V the TIMER pin capacitor then discharges, and the circuit enters normal operation.

If the in-rush limiting condition persists such that the TIMER pin reached 4V during t2, the GATE pin is then pulled low by the 2 mA pull-down current. The GATE pin is then held low until either a power up sequence is initiated (LM5069-1), or until the end of the restart sequence (LM5069-2). See the Fault Timer & Restart section.

If the system input voltage falls below the UVLO threshold, or rises above the OVLO threshold, the GATE pin is pulled low by the 2 mA pull-down current to switch off Q1.




FIGURE 4. Gate Control

Current Limit

The current limit threshold is reached when the voltage across the sense resistor $\rm R_S$ (VIN to SENSE) reaches 55 mV. In the current limiting condition, the GATE voltage is controlled to limit the current in MOSFET Q1. While the current limit circuit is active, the fault timer is active as described in the Fault Timer & Restart section. If the load current falls below the current limit threshold before the end of the Fault Timeout Period, the LM5069 resumes normal operation. For proper operation, the R_S resistor value should be no larger than 100 m Ω .

Circuit Breaker

If the load current increases rapidly (e.g., the load is shortcircuited) the current in the sense resistor (R_S) may exceed the current limit threshold before the current limit control loop is able to respond. If the current exceeds twice the current limit threshold (105 mV/R_S), Q1 is quickly switched off by the 230 mA pull-down current at the GATE pin, and a Fault Timeout Period begins. When the voltage across R_S falls below 105 mV the 230 mA pull-down current at the GATE pin is switched off, and the gate voltage of Q1 is then determined by the current limit or the power limit functions. If the TIMER pin reaches 4.0V before the current limiting or power limiting condition ceases, Q1 is switched off by the 2 mA pull-down current at the GATE pin as described in the Fault Timer & Restart section.

Power Limit

An important feature of the LM5069 is the MOSFET power limiting. The Power Limit function can be used to maintain the maximum power dissipation of MOSFET Q1 within the device SOA rating. The LM5069 determines the power dissipation in Q1 by monitoring its drain-source voltage (SENSE to OUT), and the drain current through the sense resistor (VIN to SENSE). The product of the current and voltage is compared to the power limit threshold programmed by the resistor at the PWR pin. If the power dissipation reaches the limiting threshold, the GATE voltage is modulated to reduce the current in Q1. While the power limiting circuit is active, the fault timer is active as described in the Fault Timer & Restart section.

Fault Timer & Restart

When the current limit or power limit threshold is reached during turn-on or as a result of a fault condition, the gate-to-source voltage of Q1 is modulated to regulate the load current and power dissipation. When either limiting function is activated, an 85 μ A fault timer current source charges the external capacitor (C_T) at the TIMER pin as shown in Figure 6 (Fault Timeout Period). If the fault condition subsides during the Fault Timeout Period before the TIMER pin reaches 4.0V, the LM5069 returns to the normal operating mode and C_T is discharged by the 2.5 μ A current sink. If the TIMER pin reaches 4.0V during the Fault Timeout Period, Q1 is switched off by a 2 mA pull-down current at the GATE pin. The subsequent restart procedure then depends on which version of the LM5069 is in use.

The LM5069-1 latches the GATE pin low at the end of the Fault Timeout Period. C_T is then discharged to ground by the 2.5 μ A fault current sink. The GATE pin is held low by the 2 mA pull-down current until a power up sequence is externally initiated by cycling the input voltage (V_{SYS}), or momentarily pulling the UVLO pin below 2.5V with an open-collector or open-drain device as shown in Figure 5. The voltage at the TIMER pin must be <0.3V for the restart procedure to be effective.

Fault Timer & Restart (Continued)




FIGURE 5. Latched Fault Restart Control

The LM5069-2 provides an automatic restart sequence which consists of the TIMER pin cycling between 4.0V and 1.25V seven times after the Fault Timeout Period, as shown in Figure 6. The period of each cycle is determined by the 85 μ A charging current, and the 2.5 μ A discharge current, and

the value of the capacitor C_T. When the TIMER pin reaches 0.3V during the eighth high-to-low ramp, the 16 μ A current source at the GATE pin turns on Q1. If the fault condition is still present, the Fault Timeout Period and the restart cycle repeat.




FIGURE 6. Restart Sequence (LM5069-2)

Under-Voltage Lock-Out (UVLO)

The series pass MOSFET (Q1) is enabled when the input supply voltage (V_{SYS}) is within the operating range defined by the programmable under-voltage lockout (UVLO) and over-voltage lock-out (OVLO) levels. Typically the UVLO level at V_{SYS} is set with a resistor divider (R1-R3) as shown in Figure 1. When V_{SYS} is below the UVLO level, the internal 21 µA current source at UVLO is enabled, the current source at OVLO is off, and Q1 is held off by the 2 mA pull-down current at the GATE pin. As $V_{\rm SYS}$ is increased, raising the voltage at UVLO above 2.5V, the 21 µA current source at UVLO is switched off, increasing the voltage at UVLO, providing hysteresis for this threshold. With the UVLO pin above 2.5V, Q1 is switched on by the 16 µA current source at the GATE pin if the insertion time delay has expired (Figure 3). See the Applications Section for a procedure to calculate the values of the threshold setting resistors (R1-R3). The minimum possible UVLO level at V_{SYS} can be set by connecting the UVLO pin to VIN. In this case Q1 is enabled when the VIN voltage reaches the POR_{EN} threshold.

Over-Voltage Lock-Out (OVLO)

The series pass MOSFET (Q1) is enabled when the input supply voltage (V_{SYS}) is within the operating range defined by the programmable under-voltage lockout (UVLO) and over-voltage lock-out (OVLO) levels. If V_{SYS} raises the OVLO pin voltage above 2.5V Q1 is switched off by the 2 mA pull-down current at the GATE pin, denying power to the load. When the OVLO pin is above 2.5V, the internal 21 μ A current source at OVLO is switched on, raising the voltage at OVLO to provide threshold hysteresis. When V_{SYS} is reduced below the OVLO level Q1 is enabled. See the Applications Section for a procedure to calculate the threshold setting resistor values.

Shutdown Control

The load current can be remotely switched off by taking the UVLO pin below its 2.5V threshold with an open collector or

Shutdown Control (Continued)

open drain device, as shown in Figure 7. Upon releasing the UVLO pin the LM5069 switches on the load current with in-rush current and power limiting.




FIGURE 7. Shutdown Control

Power Good Pin

The Power Good indicator pin (PGD) is connected to the drain of an internal N-channel MOSFET capable of sustaining 80V in the off-state, and transients up to 100V. An external pull-up resistor is required at PGD to an appropriate voltage to indicate the status to downstream circuitry. The off-state voltage at the PGD pin can be higher or lower than the voltages at VIN and OUT. PGD is switched high when the voltage from SENSE to OUT (the external MOSFET's V_{DS}) decreases below 1.25V. PGD switches low when the MOSFET's V_{DS} is increased past 2.5V. If the UVLO pin is taken below 2.5V, or the OVLO pin taken above 2.5V, to disable the LM5069, PGD switches low within 10 μ s without waiting for the voltage at OUT to fall 2.5V below the voltage at SENSE. The PGD output pin is high when the voltage at VIN is less than 5V.

Application Information (Refer to *Figure 1*)

CURRENT LIMIT, R_s

The LM5069 monitors the current in the external MOSFET (Q1) by measuring the voltage across the sense resistor (R_S), connected from VIN to SENSE. The required resistor value is calculated from:


R

$$_{\rm S} = \frac{55 \text{ mV}}{\text{I}_{\rm LIM}}$$

(1)

where I_{LIM} is the desired current limit threshold. If the voltage across $R_{\rm S}$ reaches 55 mV, the current limit circuit modulates the gate of Q1 to regulate the current at I_{LIM} . While the current limiting circuit is active, the fault timer is active as described in the Fault Timer & Restart section. For proper operation, $R_{\rm S}$ must be no larger than 100 m Ω .

While the maximum load current in normal operation can be used to determine the required power rating for resistor $R_{\rm S}$, basing it on the current limit value provides a more reliable design since the circuit can operate near the current limit threshold continuously. The resistor's surge capability must also be considered since the circuit breaker threshold is twice the current limit threshold. Connections from $R_{\rm S}$ to the LM5069 should be made using Kelvin techniques. In the suggested layout of Figure 8 the small pads at the lower corners of the sense resistor connect only to the sense resistor terminals, and not to the traces carrying the high current. With this technique, only the voltage across the sense resistor is applied to VIN and SENSE, eliminating the voltage drop across the high current solder connections.





POWER LIMIT THRESHOLD

The LM5069 determines the power dissipation in the external MOSFET (Q1) by monitoring the drain current (the current in $\rm R_S)$, and the $\rm V_{\rm DS}$ of Q1 (SENSE to OUT pins). The

resistor at the PWR pin (R_{PWR}) sets the maximum power dissipation for Q1, and is calculated from the following equation:

$$R_{PWR} = 1.25 \times 10^5 \times R_S \times P_{FET(LIM)}$$
 (2)

where $\mathsf{P}_{\mathsf{FET}(\mathsf{LIM})}$ is the desired power limit threshold for Q1, and R_S is the current sense resistor described in the Current

www.national.com

F

Application Information (Refer to *Figure 1*) (Continued)

Limit section. For example, if R_S is 10 m Ω , and the desired power limit threshold is 60W, R_{PWR} calculates to 75 k Ω . If Q1's power dissipation reaches the threshold Q1's gate is modulated to reduce the load current, keeping Q1's power from exceeding the threshold. For proper operation of the power limiting feature, R_{PWR} must be \leq 150 k Ω . While the power limiting circuit is active, the fault timer is active as described in the Fault Timer & Restart section. Typically, power limit is reached during startup, or if the output voltage falls due to a severe overload or short circuit.

The programmed maximum power dissipation should have a reasonable margin from the maximum power defined by the FET's SOA chart if the LM5069-2 is used since the FET will be repeatedly stressed during fault restart cycles. The FET manufacturer should be consulted for guidelines.

If the application does not require use of the power limit function the PWR pin can be left open.

TURN-ON TIME

The output turn-on time depends on whether the LM5069 operates in current limit, or in both power limit and current limit, during turn-on.

A) Turn-on with current limit only: The current limit threshold (I_{LIM}) is determined by the current sense resistor (R_S). If the current limit threshold is less than the current defined by the power limit threshold at maximum V_{DS} the circuit operates at the current limit threshold only during turn-on. Referring to Figure 11a, as the load current reaches I_{LIM}, the gate-to-source voltage is controlled at V_{GSL} to maintain the current at I_{LIM}. As the output voltage reaches its final value (V_{DS} \cong 0V) the drain current reduces to its normal operating value, and the gate is charged to approximately 12V (V_{GATE}). The time for the OUT pin voltage to transition from zero volts to V_{SYS} is equal to:

$$t_{\rm ON} = \frac{V_{\rm SYS} \times C_{\rm L}}{I_{\rm LIM}}$$

where C_L is the load capacitance. For example, if $V_{SYS} = 48V$, $C_L = 1000 \ \mu$ F, and $I_{LIM} = 1A$, t_{ON} calculates to 48 ms. The maximum instantaneous power dissipated in the MOS-FET is 48W. This calculation assumes the time from t1 to t2 in Figure 11a is small compared to t_{ON} , and the load does not draw any current until after the output voltage has reached its final value, and PGD switches high (Figure 9). If the load draws current during the turn-on sequence (Figure 10), the turn-on time is longer than the above calculation, and is approximately equal to:

$$t_{\text{ON}} = -(\mathsf{R}_{\text{L}} \times \mathsf{C}_{\text{L}}) \times \ln \left[\frac{(\mathsf{I}_{\text{LIM}} \times \mathsf{R}_{\text{L}}) - \mathsf{V}_{\text{SYS}}}{(\mathsf{I}_{\text{LIM}} \times \mathsf{R}_{\text{L}})} \right]$$

where R_L is the load resistance. The Fault Timeout Period must be set longer than t_{ON} to prevent a fault shutdown before the turn-on sequence is complete.




FIGURE 9. No Load Current During Turn-On




FIGURE 10. Load Draws Current During Turn-On


B) Turn-on with power limit and current limit: The maximum allowed power dissipation in Q1 (P_{FET(LIM)}) is defined by the resistor at the PWR pin, and the current sense resistor R_S. See the Power Limit Threshold section. If the current limit threshold (I_{LIM}) is higher than the current defined by the power limit threshold at maximum V_{DS} (P_{FET(LIM)}/V_{SYS}) the circuit operates initially at the power limit mode when the V_{DS} of Q1 is high, and then transitions to current limit mode as the current increases to I_{LIM} and V_{DS} decreases. See Figure 11b. Assuming the load (R_L) is not connected during turn-on, the time for the output voltage to reach its final value is approximately equal to:


$$t_{ON} = \frac{C_L \times V_{SYS}^2}{2 \times P_{FET(LIM)}} + \frac{C_L \times P_{FET(LIM)}}{2 \times I_{LIM}^2}$$

For example, if V_{SYS} = 48V, C_L = 1000 μF , I_{LIM} = 1A, and $P_{FET(LIM)}$ = 20W, t_{ON} calculates to $\simeq 68$ ms, and the initial current level (I_P) is approximately 0.42A. The Fault Timeout Period must be set longer than t_{ON} .

Application Information

(Refer to Figure 1) (Continued)





MOSFET SELECTION

It is recommended that the external MOSFET (Q1) selection be based on the following criteria:

- The $BV_{\rm DSS}$ rating should be greater than the maximum system voltage (V_{\rm SYS}), plus ringing and transients which can occur at V_{\rm SYS} when the circuit card, or adjacent cards, are inserted or removed.

- The maximum continuous current rating should be based on the current limit threshold (55 $\rm mV/R_S)$, not the maximum load current, since the circuit can operate near the current limit threshold continuously.

- The Pulsed Drain Current spec ($I_{\text{DM}})$ must be greater than the current threshold for the circuit breaker function (105 mV/R_{\rm S}).

- The SOA (Safe Operating Area) chart of the device, and the thermal properties, should be used to determine the maximum power dissipation threshold set by the R_{PWR} resistor. The programmed maximum power dissipation should have a reasonable margin from the maximum power defined by the FET's SOA chart if the LM5069-2 is used since the FET will be repeatedly stressed during fault restart cycles. The FET manufacturer should be consulted for guidelines.

- $R_{\rm DS(on)}$ should be sufficiently low that the power dissipation at maximum load current ($I_{\rm L(max)}^2 \ x \ R_{\rm DS(on)}$) does not raise its junction temperature above the manufacturer's recommendation.

If the device chosen for Q1 has a maximum V_{GS} rating less than 12V, an external zener diode must be added from its gate to source, with the zener voltage less than the maximum V_{GS} rating. The zener diode's forward current rating must be at least 250 mA to conduct the GATE pull-down current during startup and in the circuit breaker mode.

TIMER CAPACITOR, C_T

The TIMER pin capacitor (C_T) sets the timing for the insertion time delay, fault timeout period, and restart timing of the LM5069-2.

A) Insertion Delay - Upon applying the system voltage (V_{SYS}) to the circuit, the external MOSFET (Q1) is held off during the insertion time (t1 in Figure 3) to allow ringing and transients at V_{SYS} to settle. Since each backplane's re-

www.national.com

sponse to a circuit card plug-in is unique, the worst case settling time must be determined for each application. The insertion time starts when VIN reaches the POR_{IT} threshold, at which time the internal 5.5 μ A current source charges C_T from 0V to 4.0V. The required capacitor value is calculated from:

$$C_{\rm T} = \frac{t1 \times 5.5 \ \mu A}{4 \rm V} = t1 \times 1.38 \times 10^{-6}$$

For example, if the desired insertion delay is 250 ms, $C_{\rm T}$ calculates to 0.345 $\mu F.$ At the end of the insertion delay, $C_{\rm T}$ is quickly discharged by a 1.5 mA current sink.

B) Fault Timeout Period - During in-rush current limiting or upon detection of a fault condition where the current limit and/or power limit circuits regulate the current through Q1, the fault timer current source (85 μ A) is switched on to charge C_T. The Fault Timeout Period is the time required for the TIMER pin voltage to reach 4.0V, at which time Q1 is switched off. The required capacitor value for the desired Fault Timeout Period t_{FAULT} is calculated from:

$$C_{T} = \frac{t_{FAULT} \times 85 \ \mu A}{4V} = t_{FAULT} \times 2.13 \ \times 10^{-5}$$
(3)

For example, if the desired Fault Timeout Period is 16 ms, C_T calculates to 0.34 μ F. After the Fault Timeout Period, the LM5069-1 latches the GATE pin low until a power up sequence is initiated by external circuitry. C_T is discharged by the 2.5 μ A current sink at the end of the Fault Timeout Period. See the Fault Time and Restart section and Figure 5. When the Fault Timeout Period of the LM5069-2 expires, a restart sequence starts as described below (Restart Timing). Since the LM5069 normally operates in power limit and/or current limit during a power up sequence, the Fault Timeout Period must be longer than the time required for the output voltage to reach its final value. See the Turn-on Time section.

C) Restart Timing For the LM5069-2, after the Fault Timeout Period described above, C_T is discharged by the 2.5 μ A current sink to 1.25V. The TIMER pin then cycles through

Application Information (Refer to *Figure 1*) (Continued)

seven additional charge/discharge cycles between 1.25V and 4.0V as shown in Figure 6. The restart time ends when the TIMER pin voltage reaches 0.3V during the final high-to-low ramp. The restart time, after the Fault Timeout Period, is equal to:

$$t_{\text{RESTART}} = C_{\text{T}} \times \left[\frac{7 \times 2.75 \text{V}}{2.5 \,\mu\text{A}} + \frac{7 \times 2.75 \text{V}}{85 \,\mu\text{A}} + \frac{3.7 \text{V}}{2.5 \,\mu\text{A}} \right]$$

 $= C_T \times 9.4 \times 10^6$

For example, if $C_T = 0.33 \mu$ F, $t_{\text{RESTART}} = 3.1$ seconds. At the end of the restart time, Q1 is switched on. If the fault is still present, the fault timeout and restart sequence repeats. The on-time duty cycle of Q1 is approximately 0.5% in this mode.

UVLO, OVLO

By programming the UVLO and OVLO thresholds the LM5069 enables the series pass device (Q1) when the input supply voltage (V_{SYS}) is within the desired operational range. If V_{SYS} is below the UVLO threshold, or above the OVLO threshold, Q1 is switched off, denying power to the load. Hysteresis is provided for each threshold.

Option A: The configuration shown in Figure 12 requires three resistors (R1-R3) to set the thresholds.




FIGURE 12. UVLO and OVLO Thresholds Set By R1-R3

The procedure to calculate the resistor values is as follows:

- Choose the upper UVLO threshold (V_{UVH}), and the lower UVLO threshold (V_{UVL}).

- Choose the upper OVLO threshold (V_{OVH}).

- The lower OVLO threshold (V_{OVL}) cannot be chosen in advance in this case, but is determined after the values for R1-R3 are determined. If V_{OVL} must be accurately defined in addition to the other three thresholds, see Option B below. The resistors are calculated as follows:

R1 =
$$\frac{V_{UVH} - V_{UVL}}{21 \ \mu A} = \frac{V_{UV(HYS)}}{21 \ \mu A}$$

$$R3 = \frac{2.5V \times R1 \times V_{UVL}}{V_{OVH} \times (V_{UVL} - 2.5V)}$$

$$R2 = \frac{2.5V \times R1}{V_{UVL} - 2.5V} - R3$$

The lower OVLO threshold is calculated from:

As an example, assume the application requires the following thresholds: $V_{UVH} = 36V$, $V_{UVL} = 32V$, $V_{OVH} = 60V$.

R1 =
$$\frac{36V - 32V}{21 \ \mu A} = \frac{4V}{21 \ \mu A} = 190.5 \ k\Omega$$

$$R3 = \frac{2.5V \times 190.5 \text{ k}\Omega \times 32V}{60V \times (32V - 2.5V)} = 8.61 \text{ k}\Omega$$

$$R2 = \frac{2.5V \times 190.5 \text{ k}\Omega}{(32V - 2.5V)} - 8.61 \text{ k}\Omega = 7.53 \text{ k}\Omega$$

The lower OVLO threshold calculates to 55.8V, and the OVLO hysteresis is 4.2V. Note that the OVLO hysteresis is always slightly greater than the UVLO hysteresis in this configuration. When the R1-R3 resistor values are known, the threshold voltages and hysteresis are calculated from the following:

- -- -

$$V_{UVH} = 2.5V + [R1 \times (21 \ \mu A + \frac{2.5V}{(R2 + R3)})]$$
$$V_{UVL} = \frac{2.5V \times (R1 + R2 + R3)}{R2 + R3}$$
$$V_{UV(HYS)} = R1 \times 21 \ \mu A$$
$$V_{OVH} = \frac{2.5V \times (R1 + R2 + R3)}{R3}$$

$$V_{OVL} = [(R1 + R2) \times (2.5V) - 21 \mu A)] + 2.5V$$

R3

V_{OV(HYS)} = (R1 + R2) x 21 μA

Option B: If all four thresholds must be accurately defined, the configuration in Figure 13 can be used.

Application Information

(Refer to Figure 1) (Continued)




FIGURE 13. Programming the Four Thresholds

The four resistor values are calculated as follows:

- Choose the upper and lower UVLO thresholds $(V_{\rm UVH})$ and $(V_{\rm UVL}).$

R1 =
$$\frac{V_{UVH} - V_{UVL}}{21 \ \mu A} = \frac{V_{UV(HYS)}}{21 \ \mu A}$$

$$R2 = \frac{2.5V \times R1}{(V_{UVL} - 2.5V)}$$

-Choose the upper and lower OVLO threshold $(V_{\rm OVH})$ and $(V_{\rm OVL}).$

R3 =
$$\frac{V_{OVH} - V_{OVL}}{21 \ \mu A} = \frac{V_{OV(HYS)}}{21 \ \mu A}$$

$$R4 = \frac{2.5V \times R3}{(V_{OVH} - 2.5V)}$$

As an example, assume the application requires the following thresholds: V_{UVH} = 22V, V_{UVL} = 17V, V_{OVH} = 60V, and V_{OVL} = 58V. Therefore $V_{UV(HYS)}$ = 5V, and $V_{OV(HYS)}$ = 2V. The resistor values are:

R1 = 238 kΩ, R2 = 41 kΩ

R3 = 95.2 k Ω , R4 = 4.14 k Ω

Where the R1-R4 resistor values are known, the threshold voltages and hysteresis are calculated from the following:


$$V_{UVL} = \frac{2.5V \text{ x} (\text{R1} + \text{R2})}{\text{R2}}$$

 $V_{UV(HYS)} = R1 \times 21 \ \mu A$

$$V_{OVH} = \frac{2.5V \text{ x } (R3 + R4)}{R4}$$

 $V_{OV(HYS)} = R3 \times 21 \ \mu A$

Option C: The minimum UVLO level is obtained by connecting the UVLO pin to VIN as shown in Figure 14. Q1 is switched on when the VIN voltage reaches the POR_{EN} threshold (\approx 8.8V). An external transistor can be connected to UVLO to provide remote shutdown control, and to restart the LM5069-1 after a fault detection. The OVLO thresholds are set using R3, R4. Their values are calculated using the procedure in Option B.



Application Information (Refer to *Figure 1*) (Continued)

Option D: The OVLO function can be disabled by grounding the OVLO pin. The UVLO thresholds are set as described in Option B or Option C.

POWER GOOD PIN

During turn-on, the Power Good pin (PGD) is high until the voltage at VIN increases above \approx 5V. PGD then switches low, remaining low as the VIN voltage increases. When the

voltage at OUT increases to within 1.25V of the SENSE pin (V_{DS} <1.25V), PGD switches high. PGD switches low if the V_{DS} of Q1 increases above 2.5V. A pull-up resistor is required at PGD as shown in Figure 15. The pull-up voltage (V_{PGD}) can be as high as 80V, with transient capability to 100V, and can be higher or lower than the voltages at VIN and OUT.






FIGURE 15. Power Good Output

If a delay is required at PGD, suggested circuits are shown in Figure 16. In Figure 16a, capacitor C_{PG} adds delay to the rising edge, but not to the falling edge. In Figure 16b, the rising edge is delayed by $R_{PG1} + R_{PG2}$ and C_{PG} , while the

falling edge is delayed a lesser amount by R_{PG2} and C_{PG} . Adding a diode across R_{PG2} (Figure 16c) allows for equal delays at the two edges, or a short delay at the rising edge and a long delay at the falling edge.





Design-in Procedure

The recommended design-in procedure is as follows:

- Determine the current limit threshold (I_{LIM}). This threshold must be higher than the normal maximum load current, allowing for tolerances in the current sense resistor value and the LM5069 Current Limit threshold voltage. Use equation 1 to determine the value for R_S .
- Determine the maximum allowable power dissipation for the series pass FET (Q1), using the device's SOA information. Use equation 2 to determine the value for R_{PWB}.
- Determine the value for the timing capacitor at the TIMER pin (C_T) using equation 3. The fault timeout period

 (t_{FAULT}) must be longer than the circuit's turn-on-time. The turn-on time can be estimated using the equations in the TURN-ON TIME section of this data sheet, but should be verified experimentally. Review the resulting insertion time, and restart timing if the LM5069-2 is used.

- Choose option A, B, C, or D from the UVLO, OVLO section of the Application Information for setting the UVLO and OVLO thresholds and hysteresis. Use the procedure for the appropriate option to determine the resistor values at the UVLO and OVLO pins.
- Choose the appropriate voltage, and pull-up resistor, for the Power Good output.

PC Board Guidelines

The following guidelines should be followed when designing the PC board for the LM5069:

- Place the LM5069 close to the board's input connector to minimize trace inductance from the connector to the FET.
- Place a small capacitor (1000 pF) directly adjacent to the VIN and GND pins of the LM5069 to help minimize transients which may occur on the input supply line. Transients of several volts can easily occur when the load current is shut off.
- The sense resistor ($\rm R_S$) should be close to the LM5069, and connected to it using the Kelvin techniques shown in Figure 8.
- The high current path from the board's input to the load (via Q1), and the return path, should be parallel and close to each other to minimize loop inductance.

- The ground connection for the various components around the LM5069 should be connected directly to each other, and to the LM5069's GND pin, and then connected to the system ground at one point. Do not connect the various component grounds to each other through the high current ground line.
- Provide adequate heat sinking for the series pass device (Q1) to help reduce stresses during turn-on and turn-off.
- The board's edge connector can be designed to shut off the LM5069 as the board is removed, before the supply voltage is disconnected from the LM5069. In Figure 17 the voltage at the UVLO pin goes to ground before V_{SYS} is removed from the LM5069 due to the shorter edge connector pin. When the board is inserted into the edge connector, the system voltage is applied to the LM5069's VIN pin before the UVLO voltage is taken high.




FIGURE 17. Recommended Board Connector Design

System Considerations

A) Continued proper operation of the LM5069 hot swap circuit requires capacitance be present on the supply side of the connector into which the hot swap circuit is plugged in, as depicted in Figure 2. The capacitor in the "Live Backplane" section is necessary to absorb the transient generated whenever the hot swap circuit shuts off the load current. If the capacitance is not present, inductance in the supply lines will generate a voltage transient at shut-off which can exceed the absolute maximum rating of the LM5069, resulting in its destruction.

B) If the load powered via the LM5069 hot swap circuit has inductive characteristics, a diode is required across the LM5069's output. The diode provides a recirculating path for the load's current when the LM5069 shuts off that current. Adding the diode prevents possible damage to the LM5069 as the OUT pin will be taken below ground by the inductive load at shutoff. See Figure 18.




FIGURE 18. Output Diode Required for Inductive Loads

