

Data Sheet January 3, 2005 FN7288.3

40MHz Non-Inverting Quad CMOS Driver

The EL7457 is a high speed, non-inverting, quad CMOS driver. It is capable of running at clock rates up to 40MHz and features 2A peak drive capability and a nominal onresistance of just 3Ω . The EL7457 is ideal for driving highly capacitive loads, such as storage and vertical clocks in CCD applications. It is also well suited to ATE pin driving, level-shifting, and clock-driving applications.


The EL7457 is capable of running from single or dual power supplies while using ground referenced inputs. Each output can be switched to either the high $(V_{\mbox{\scriptsize H}})$ or low $(V_{\mbox{\scriptsize L}})$ supply pins, depending on the related input pin. The inputs are compatible with both 3V and 5V CMOS and TTL logic. The output enable (OE) pin can be used to put the outputs into a high-impedance state. This is especially useful in CCD applications, where the driver should be disabled during power down.


The EL7457 also features very fast rise and fall times which are matched to within 1ns. The propagation delay is also matched between rising and falling edges to within 2ns.

The EL7457 is available in 16-pin QSOP, 16-pin SO (0.150"), and 16-pin QFN packages. All are specified for operation over the full -40°C to +85°C temperature range.

Pinouts

EL7457





EL7457

Features

- · Clocking speeds up to 40MHz
- · 4 channels
- 12ns t_R/t_F at 1000pF C_{LOAD}
- · 1ns rise and fall time match
- · 1.5ns prop delay match
- Low quiescent current <1mA
- · Fast output enable function 12ns
- · Wide output voltage range
- $8V \ge V_L \ge -5V$
- $-2V \le V_H \le 16.5V$
- · 2A peak drive
- 3Ω on resistance
- · Input level shifters
- · TTL/CMOS input-compatible
- · Pb-free available (RoHS compliant)

Applications

- · CCD drivers
- Digital cameras
- · Pin drivers
- · Clock/line drivers
- · Ultrasound transducer drivers
- · Ultrasonic and RF generators
- · Level shifting

Ordering Information

| PART NUMBER | PACKAGE | TAPE & REEL | PKG. DWG. # | |
|-----------------------------|--------------------------------------|----------------|-------------|--|
| EL7457CU | 16-Pin QSOP (0.150") | - | MDP0040 | |
| EL7457CU-T7 | 16-Pin QSOP (0.150") | 7" | MDP0040 | |
| EL7457CU-T13 | 16-Pin QSOP (0.150") | 13" MDP004 | | |
| EL7457CUZ (See Note) | 16-Pin QSOP (0.150") (Pb-Free) | - | MDP0040 | |
| EL7457CUZ-T7 (See Note) | 16-Pin QSOP (0.150") (Pb-Free) | 7" | MDP0040 | |
| EL7457CUZ-T13 (See Note) | 16-Pin QSOP (0.150") (Pb-Free) | 13" | MDP0040 | |
| EL7457CS | 16-Pin SO (0.150") | - MDP002 | | |
| EL7457CS-T7 | 16-Pin SO (0.150") | 7" | MDP0027 | |
| EL7457CS-T13 | 16-Pin SO (0.150") | 13" | MDP0027 | |

| PART NUMBER | PACKAGE | TAPE & REEL | PKG. DWG. # | |
|-----------------------------|------------------------------------|----------------|-------------|--|
| EL7457CSZ (See Note) | 16-Pin SO (0.150") (Pb-Free) | - | MDP0027 | |
| EL7457CSZ-T7 (See Note) | 16-Pin SO (0.150") (Pb-Free) | 7" | MDP0027 | |
| EL7457CSZ-T13 (See Note) | 16-Pin SO (0.150") (Pb-Free) | 13" MDP0027 | | |
| EL7457CL | 16-Pin QFN (4x4mm) | - | MDP0046 | |
| EL7457CL-T7 | 16-Pin QFN (4x4mm) | 7" | MDP0046 | |
| EL7457CL-T13 | 16-Pin QFN (4x4mm) | 13" | MDP0046 | |
| EL7457CLZ (See Note) | 16-Pin QFN (4x4mm) (Pb-Free) | - MDP0046 | | |
| EL7457CLZ-T7 (See Note) | 16-Pin QFN (4x4mm) (Pb-Free) | 7" | MDP0046 | |
| EL7457CLZ-T13 (See Note) | 16-Pin QFN (4x4mm) (Pb-Free) | 13" MDP0046 | | |

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020C.

intersil

Absolute Maximum Ratings (T_A = 25°C)

| Supply Voltage (V _S + to V _S -) | Ambient Operating Temperature |
|---|-------------------------------|
| Input Voltage | Maximum Die Temperature |
| Continuous Output Current | Power Dissipation See Curves |
| Storage Temperature Range65°C to +150°C | |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

$\textbf{Electrical Specifications} \qquad \textit{V}_{S} + \textit{= +5V}, \textit{V}_{S} - \textit{= -5V}, \textit{V}_{H} = \textit{+5V}, \textit{V}_{L} = \textit{-5V}, \textit{T}_{A} = 25^{\circ}\textrm{C}, \textit{unless otherwise specified}.$

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
|----------------------|--|-------------------------------|----------|------|-----|------|
| INPUT | | · | 1 | -11 | • | |
| V _{IH} | Logic "1" Input Voltage | | 2.0 | | | V |
| I _{IH} | Logic "1" Input Current | V _{IH} = 5V | | 0.1 | 10 | μΑ |
| V _{IL} | Logic "0" Input Voltage | | | | 8.0 | V |
| I _{IL} | Logic "0" Input Current | V _{IL} = 0V | | 0.1 | 10 | μA |
| C _{IN} | Input Capacitance | | | 3.5 | | pF |
| R _{IN} | Input Resistance | | | 50 | | MΩ |
| OUTPUT | | | · | | | |
| R _{OH} | ON Resistance V _H to OUTx | I _{OUT} = -100mA | | 4.5 | 6 | Ω |
| R _{OL} | ON Resistance V _L to OUTx | I _{OUT} = +100mA | | 4 | 6 | Ω |
| I _{LEAK} | Output Leakage Current | $V_H = V_S +$, $V_L = V_S -$ | | 0.1 | 10 | μA |
| I _{PK} | Peak Output Current | Source | | 2.0 | | Α |
| | | Sink | | 2.0 | | Α |
| POWER SUPP | LY | | | | | |
| I _S | Power Supply Current | Inputs = V _S + | | 0.5 | 1.5 | mA |
| SWITCHING CI | HARACTERISTICS | | <u> </u> | | | |
| t _R | Rise Time | C _L = 1000pF | | 13.5 | | ns |
| t _F | Fall Time | C _L = 1000pF | | 13 | | ns |
| $t_{RF\Delta}$ | t _R , t _F Mismatch | C _L = 1000pF | | 0.5 | | ns |
| t _D + | Turn-Off Delay Time | C _L = 1000pF | | 12.5 | | ns |
| t _D - | Turn-On Delay Time | C _L = 1000pF | | 14.5 | | ns |
| t _{DD} | t _{D-1} - t _{D-2} Mismatch | C _L = 1000pF | | 2 | | ns |
| t _{ENABLE} | Enable Delay Time | | | 12 | | ns |
| t _{DISABLE} | Disable Delay Time | | | 12 | | ns |

FN7288.3 January 3, 2005

$\textbf{Electrical Specifications} \hspace{0.5cm} V_{S}\text{+} = +15\text{V}, \hspace{0.1cm} V_{S}\text{-} = 0\text{V}, \hspace{0.1cm} V_{H} = +15\text{V}, \hspace{0.1cm} V_{L} = 0\text{V}, \hspace{0.1cm} T_{A} = 25^{\circ}\text{C}, \hspace{0.1cm} \text{unless otherwise specified}$

| PARAMETER | DESCRIPTION CONDITION MIN | | MIN | TYP | MAX | UNIT |
|----------------------|--|------------------------------|----------|------|-----|------|
| INPUT | | · | <u>'</u> | ' | • | |
| V _{IH} | Logic "1" Input Voltage | 2.4 | | | | V |
| I _{IH} | Logic "1" Input Current | V _{IH} = 5V | | 0.1 | 10 | μΑ |
| V _{IL} | Logic "0" Input Voltage | | | | 8.0 | V |
| I _{IL} | Logic "0" Input Current | V _{IL} = 0V | | 0.1 | 10 | μΑ |
| C _{IN} | Input Capacitance | | | 3.5 | | pF |
| R _{IN} | Input Resistance | | | 50 | | МΩ |
| OUTPUT | | | <u> </u> | • | | |
| R _{OH} | ON Resistance V _H to OUT | I _{OUT} = -100mA | | 3.5 | 5 | Ω |
| R _{OL} | ON Resistance V _L to OUT | I _{OUT} = +100mA | | 3 | 5 | Ω |
| I _{LEAK} | Output Leakage Current | $V_H = V_S^+, V_L = V_{S^-}$ | 0.1 | | 10 | μA |
| I _{PK} | Peak Output Current | Source | | 2.0 | | Α |
| | | Sink | | 2.0 | | Α |
| POWER SUPPL | _Y | | | | | |
| Is | Power Supply Current | Inputs = V _S + | | 0.8 | 2 | mA |
| SWITCHING CH | HARACTERISTICS | | <u> </u> | | | 1 |
| t _R | Rise Time | C _L = 1000pF | | 11 | | ns |
| t _F | Fall Time | C _L = 1000pF | | 12 | | ns |
| $t_{RF\Delta}$ | t _R , t _F Mismatch | C _L = 1000pF | | 1 | | ns |
| t _D + | Turn-Off Delay Time | C _L = 1000pF | | 11.5 | | ns |
| t _D - | Turn-On Delay Time | C _L = 1000pF | | 13 | | ns |
| t _{DD} | t _{D-1} - t _{D-2} Mismatch | C _L = 1000pF | | 1.5 | | ns |
| t _{ENABLE} | Enable Delay Time | | | 12 | | ns |
| t _{DISABLE} | Disable Delay Time | | | 12 | | ns |

Typical Performance Curves




FIGURE 1. SWITCH THRESHOLD vs SUPPLY VOLTAGE




FIGURE 3. "ON" RESISTANCE vs SUPPLY VOLTAGE




FIGURE 5. RISE/FALL TIME vs TEMPERATURE




FIGURE 2. QUIESCENT SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 4. RISE/FALL TIME vs SUPPLY VOLTAGE




FIGURE 6. PROPAGATION DELAY vs SUPPLY VOLTAGE

in<u>ter</u>sil

Typical Performance Curves (Continued)




FIGURE 7. PROPAGATION DELAY vs TEMPERATURE




FIGURE 9. SUPPLY CURRENT PER CHANNEL vs CAPACITIVE LOAD




FIGURE 11. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE




FIGURE 8. RISE/FALL TIME vs LOAD





FIGURE 10. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE


TABLE 1. NOMINAL OPERATING VOLTAGE RANGE

| PIN | MIN | MAX |
|--------------------------------------|-------------------------|------------------|
| V _S + to V _S - | 5V | 16.5V |
| V _S - to GND | -5V | 0V |
| V _H | V _S - + 2.5V | V _S + |
| V _L | V _S - | V _S + |
| V _H to V _L | 0V | 16.5V |
| V _L to V _S - | 0V | 8V |

Timing Diagram




Standard Test Configuration (CS/CU)



Pin Descriptions

| 16-PIN QSOP (0.150"), SO (0.150") | 16-PIN QFN (4x4mm) | NAME | FUNCTION | EQUIVALENT CIRCUIT |
|---|-----------------------|------|-------------------------|---|
| 1 | 15 | INA | Input channel A | INPUT O VS+ VS+ VS+ VS+ VS- VS- CIRCUIT 1 |
| 2 | 16 | OE | Output Enable | (Reference Circuit 1) |
| 3 | 1 | INB | Input channel B | (Reference Circuit 1) |
| 4 | 2, 3 | VL | Low voltage input pin | |
| 5 | 4 | GND | Input logic ground | |
| 6, 13 | | NC | No connection | |
| 7 | 5 | INC | Input channel C | (Reference Circuit 1) |
| 8 | 6 | IND | Input channel D | (Reference Circuit 1) |
| 9 | 7 | VS- | Negative supply voltage | |
| 10 | 8 | OUTD | Output channel D | O V _H V _S + O OUTPUT V _S - O V _S - O V _L CIRCUIT 2 |
| 11 | 9 | OUTC | Output channel C | (Reference Circuit 2) |
| 12 | 10, 11 | VH | High voltage input pin | |
| 14 | 12 | OUTB | Output channel B | (Reference Circuit 2) |
| 15 | 13 | OUTA | Output channel A | (Reference Circuit 2) |
| 16 | 14 | VS+ | Positive supply voltage | |

Block Diagram



Applications Information

Product Description

The EL7457 is a high performance 40MHz high speed quad driver. Each channel of the EL7457 consists of a single P-channel high side driver and a single N-channel low side driver. These 3Ω devices will pull the output (OUT $_{\rm X}$) to either the high or low voltage, on V $_{\rm H}$ and V $_{\rm L}$ respectively, depending on the input logic signal (IN $_{\rm X}$). It should be noted that there is only one set of high and low voltage pins.

A common output enable (OE) pin is available on the EL7457. This pin, when pulled low will put all outputs in to the high impedance state.

The EL7457 is available in 16-pin SO (0.150"), 16-pin QSOP, and ultra-small 16-pin QFN packages. The relevant package should be chosen depending on the calculated power dissipation.

Supply Voltage Range and Input Compatibility

The EL7457 is designed for operation on supplies from 5V to 15V with 10% tolerance (i.e. 4.5V to 18V). The table on page 6 shows the specifications for the relationship between the V_S+, V_S-, V_H, V_L, and GND pins. The EL7457 does not contain a true analog switch and therefore V_L should always be less than V_H.

All input pins are compatible with both 3V and 5V CMOS signals With a positive supply (V_S+) of 5V, the EL7457 is also compatible with TTL inputs.

Power Supply Bypassing

When using the EL7457, it is very important to use adequate power supply bypassing. The high switching currents developed by the EL7457 necessitate the use of a bypass capacitor on both the positive and negative supplies. It is recommended that a 4.7 μF tantalum capacitor be used in parallel with a 0.1 μF low-inductance ceramic MLC capacitor. These should be placed as close to the supply pins as possible. It is also recommended that the V_H and V_L pins have some level of bypassing, especially if the EL7457 is driving highly capacitive loads.

Power Dissipation Calculation

When switching at high speeds, or driving heavy loads, the EL7457 drive capability is limited by the rise in die temperature brought about by internal power dissipation. For reliable operation die temperature must be kept below $T_{\mbox{\scriptsize JMAX}}$ (125°C). It is necessary to calculate the power dissipation for a given application prior to selecting package type.

Power dissipation may be calculated:

$$PD = (V_S \times I_S) + \sum_{1}^{4} (C_{INT} \times V_S^2 \times f) + (C_L \times V_{OUT}^2 \times f)$$

where:

 V_S is the total power supply to the EL7457 (from V_S + to V_S -)

V_{OUT} is the swing on the output (V_H - V_L)

C_I is the load capacitance

C_{INT} is the internal load capacitance (80pF max)

Is is the quiescent supply current (3mA max)

f is frequency

Having obtained the application's power dissipation, the maximum junction temperature can be calculated:

$$T_{JMAX} = T_{MAX} + \Theta_{JA} \times PD$$

where:


T_{JMAX} is the maximum junction temperature (125°C)

T_{MAX} is the maximum ambient operating temperature


PD is the power dissipation calculated above


 θ_{JA} is the thermal resistance, junction to ambient, of the application (package + PCB combination). Refer to the Package Power Dissipation curves on page 6.

QSOP Package Outline Drawing



SO Package Outline Drawing





| | | | DII | MENSION TABLE | | | | | |
|-----------|-------|-------|---------------|---------------------------|------------------|------------------|------------------|-----------|--|
| Symbol | S0-8 | SO-14 | S016 (0.150") | S016 (0.300") (S0L-16) | S020 (S0L-20) | S024 (S0L-24) | S028 (S0L-28) | Tolerance | |
| A | 0.068 | 0.068 | 0.068 | 0.104 | 0.104 | 0.104 | 0.104 | MAX. | |
| A1 | 0.006 | 0.006 | 0.006 | 0.007 | 0.007 | 0.007 | 0.007 | +/- 0.003 | |
| A2 | 0.057 | 0.057 | 0.057 | 0.092 | 0.092 | 0.092 | 0.092 | +/- 0.002 | |
| b | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | +/- 0.003 | |
| c | 0.009 | 0.009 | 0.009 | 0.011 | 0.011 | 0.011 | 0.011 | +/- 0.001 | |
| D (1)(3) | 0.193 | 0.341 | 0.390 | 0.406 | 0.504 | 0.606 | 0.704 | +/- 0.004 | |
| Е | 0.236 | 0.236 | 0.236 | 0.406 | 0.406 | 0.406 | 0.406 | +/- 0.008 | |
| E1 (2)(3) | 0.154 | 0.154 | 0.154 | 0.295 | 0.295 | 0.295 | 0.295 | +/- 0.004 | |
| е | 0.050 | 0.050 | 0.050 | 0.050 | 0.050 | 0.050 | 0.050 | Basic | |
| L | 0.025 | 0.025 | 0.025 | 0.030 | 0.030 | 0.030 | 0.030 | +/- 0.009 | |
| L1 | 0.041 | 0.041 | 0.041 | 0.056 | 0.056 | 0.056 | 0.056 | Basic | |
| h | 0.013 | 0.013 | 0.013 | 0.020 | 0.020 | 0.020 | 0.020 | Reference | |
| N | 8 | 14 | 16 | 16 | 20 | 24 | 28 | Reference | |


| Drawing #: MDP0027 |
|-----------------------|
| Rev: L |
| Date: 2/15/01 |
| Units: Inches |
| JEDEC Reg: MS-012/013 |
| |

PACKAGE OUTLINE DRAWING SMALL OUTLINE (SO) PACKAGE FAMILY



- (1) Plastic or metal protrusions of 0.006" maximum per side are not included.
- (2) Plastic interlead protrusions of 0.010" maximum per side are not included.
- (3) Dimensions ${\rm "D"}$ and "E1" are measured at Datum Plane "H".
- (4) Dimensioning and tolerancing per ASME Y14.5M-1994.

QFN Package Outline Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com