

Home | Products | Design Assistance | Applications | Ordering | Company Info

Search | Advanced Search

Device Information

Design Support

Technical Support Center

Application Block Diagrams

Engineering Tools

FAQ Knowledge Base

Ask Our Staff

What's New on the Web

Product Cross Reference

iSim Design Simulation Tool

Design Models

Evaluation Boards

TAFMASAPDA

(Signal Processing Training)

Technical Documentation

Search for documentation by device or doc number



Datasheets

Application Notes

Technical Briefs

Tech Articles/Whitepapers

Other Related Documents

Product Selection Guide

Semiconductor Terminology

Analog Glossary

Purchasing

Product Status

Product Cross Reference

Pricing/Leadtime

Packaging Information

Order Samples

Quality and Reliability

Order/Shipment Status

Distributor Stock Check

HD-6402

Printer Friendly Version

CMOS Universal Asynchronous Receiver Transmitter (UART)

DS Datasheet &	<u>Description</u>	Key	Parametric Parametric	Related
Related Docs		<u>Features</u>	<u>Data</u>	<u>Devices</u>

Ordering Information

Part No.	Status	Temp.	Package	MSL	Price US \$	
5962-9052502MQA	Active	-		N/A		Buy
HD3-6402R-9	Active	Ind	40 Ld PDIP	N/A		Buy

The price listed is the manufacturer's suggested retail price for quantities between 100 and 999 units. However, prices in today's market are fluid and may change without notice.

MSL = Moisture Sensitivity Level - per IPC/JEDEC J-STD-020

SMD = Standard Microcircuit Drawing

Description

The HD-6402 is a CMOS UART for interfacing computers or microprocessors to an asynchronous serial data channel. The receiver converts serial start, data, parity and stop bits. The transmitter converts parallel data into serial form and automatically adds start, parity and stop bits. The data word length can be 5, 6, 7 or 8 bits. Parity may be odd or even. Parity checking and generation can be inhibited. The stop bits may be one or two or one and one-half when transmitting 5-bit code.

The HD-6402 can be used in a wide range of applications including modems, printers, peripherals and remote data acquisition systems. Utilizing the Intersil advanced scaled SAJI IV CMOS process permits operation clock frequencies up to 8.0MHz (500K Baud). Power requirements, by comparison, are reduced from 300mW to 10mW. Status logic increases flexibility and simplifies the user interface.

Key Features

- 8.0MHz Operating Frequency (5962-9052502)
- 2.0MHz Operating Frequency (HD3-6402R)
- Low Power CMOS Design
- Programmable Word Length, Stop Bits and Parity
- Automatic Data Formatting and Status Generation
- Compatible with Industry Standard UARTs
- Single +5V Power Supply
- CMOS/TTL Compatible Inputs

Related Documentation

Datasheet(s):

CMOS Universal Asynchronous Receiver Transmitter (UART)

Military SMD(s):

CMOS Universal Asynchronous Receiver Transmitter (UART)

Parametric Data

Low Power CMOS Design **Features** Programmable Word Length, Stop Bits and Parity

Related Devices



82C52 CMOS Serial Controller Interface

About Us | Careers | Contact Us | Investors | Legal | Privacy | Site Map | Subscribe | Intranet



©2005. All rights reserved.