

Small Outline, 5 Lead Intelligent Power Module Optocoupler

Technical Data

Features

- Performance Specified for Common IPM Applications Over Industrial Temperature Range: -40°C to 100°C
- Fast Maximum Propagation Delays

 $t_{PHL} = 400 \text{ ns},$ $t_{PLH} = 490 \text{ ns}$

- Minimized Pulse Width Distortion (PWD = 370 ns)
- Very High Common Mode Rejection (CMR): 15 kV/ μ s at $V_{CM}=1500~V$
- CTR > 44% at $I_F = 10 \text{ mA}$
- Safety Approval UL Recognized per UL1577 (File No. E55361) - 3750 Vrms for 1 minute
- Lead Free Option "-000E"

Applications


- IPM Isolation
- Isolated IGBT/MOSFET Gate Drive
- AC and Brushless DC Motor Drives
- Industrial Inverters

Description

The HCPL-M456 consists of a GaAsP LED optically coupled to an integrated high gain photo detector. Minimized propagation delay difference between devices make these optocouplers excellent solutions for improving inverter efficiency through reduced switching dead time.

Specifications and performance plots are given for typical IPM applications.

Schematic Diagram



HCPL-M456

Truth Table


LED	V _o
ON	L
OFF	Н

The connection of a 0.1 µF bypass capacitor between pins 4 and 6 is recommended.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

HCPL-M456 Outline Drawing


Pin Location (for reference only)



* MAXIMUM MOLD FLASH ON EACH SIDE IS 0.15 mm (0.006)

NOTE: FLOATING LEAD PROTRUSION IS 0.15 mm (6 mils) MAX.

Land Pattern Recommendation




DIMENSION IN MILLIMETERS (INCHES)

Figure 1. 5 Pin SOIC Package (JEDEC MO-155) Device Outline Drawing.


Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units	
Storage Temperature	T_{S}	-55	125	$^{\circ}$ C	
Operating Temperature	T _A	-40	100	℃	
Average Input Current ^[1]	I _{F(avg)}		25	mA	
Peak Input Current ^[2] (50% duty cycle, < 1 ms pulse width)	$I_{F(peak)}$		50	mA	
Peak Transient Input Current (< 1 μs pulse width, 300 pps)	$I_{F(tran)}$		1.0	A	
Reverse Input Voltage (Pin 3-1)	V_{R}		5	Volts	
Average Output Current (Pin 5)	I _{O(avg)}		15	mA	
Output Voltage (Pin 5-4)	$V_{\rm O}$	-0.5	30	Volts	
Supply Voltage (Pin 6-4)	V_{CC}	-0.5	30	Volts	
Output Power Dissipation ^[3]	Po		100	mW	
Total Power Dissipation ^[4]	P_{T}		145	mW	
Infrared and Vapor Phase Reflow Temperature	See Reflow Thermal Profile below.				

Solder Reflow Thermal Profile



Recommended Pb-Free IR Profile



Recommended Operating Conditions

-	•			
Parameter	Symbol	Min.	Max.	Units
Power Supply Voltage	V_{CC}	4.5	30	Volts
Output Voltage	V_{O}	0	30	Volts
Input Current (ON)	$I_{F(on)}$	10	20	mA
Input Voltage (OFF)	$V_{F(off)}$	-5	0.8	V
Operating Temperature	T _A	-40	100	°C

Insulation Related Specifications

Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap	L(101)	≥ 5	mm	Measured from input terminals to output
External Clearance				terminals, shortest distance through air.
Minimum External Tracking	L(102)	≥ 5	mm	Measured from input terminals to output
External Creepage				terminals, shortest distance path along body.
Minimum Internal Plastic Gap		0.08	mm	Insulation thickness between emitter and
Internal Clearance				detector; also known as distance through
				insulation.
Tracking Resistance	CTI	200	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa		Material Group DIN VDE 0110

Regulatory Notes

 \bullet The HCPL-M456 is recognized under the component program of U.L. (File No. 55361) for dielectric withstand proof voltages of 2500 $V_{RMS},\,1$ minute.

Electrical Specifications

Over recommended operating conditions unless otherwise specified:

 $T_A = -40$ °C to +100°C, $V_{CC} = +4.5$ V to 30 V, $I_{F(on)} = 10$ mÅ to 20 mA, $V_{F(off)} = -5$ V to 0.8 V

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Current Transfer Ratio	CTR	44	90		%	$I_F = 10 \text{ mA}, V_O = 0.6 \text{ V}$		5
Low Level Output Current	I_{OL}	4.4	9.0		mA	$I_F = 10 \text{ mA}, V_O = 0.6 \text{ V}$	2,3	
Low Level Output Voltage	V_{OL}		0.3	0.6	V	$I_O = 2.4 \text{ mA}$		
Input Threshold Current	I_{TH}		1.5	5.0	mA	$V_0 = 0.8 \text{ V}, I_0 = 0.75 \text{ mA}$	2	9
High Level Output Current	I _{OH}		5	50	μΑ	$V_F = 0.8 \text{ V}$	4	
High Level Supply Current	I_{CCH}		0.6	1.3	mA	$V_F = 0.8 \text{ V}, V_O = \text{Open}$		9
Low Level Supply Current	I_{CCL}		0.6	1.3	mA	$I_F = 10 \text{ mA}, V_O = \text{Open}$		9
Input Forward Voltage	$V_{\rm F}$		1.5	1.8	V	$I_F = 10 \text{ mA}$	5	
Temperature Coefficient of Forward Voltage	$\Delta V_F/\Delta T_A$		-1.6		mV/°C	$I_F = 10 \text{ mA}$		
Input Reverse Breakdown Voltage	BV_R	5			V	$I_R = 10 \mu A$		
Input Capacitance	C _{IN}		60		pF	$f = 1 \text{ MHz}, V_F = 0 \text{ V}$		
Input-Output Insulation Voltage	V _{ISO}	3750			V _{RMS}	$RH < 50\%, t = 1 min,$ $T_A = 25^{\circ}C$		6, 7
Resistance (Input - Output)	R _{I-O}		1012		Ω	$V_{I-O} = 500 \text{ Vdc}$		6
Capacitance (Input - Output)	C _{I-O}		0.6		pF	f = 1 MHz		6

^{*}All typical values at 25°C, $V_{CC} = 15 \text{ V}.$

Switching Specifications ($R_L = 20 \text{ k}\Omega$)

Over recommended operating conditions unless otherwise specified:

 $T_A = -40$ °C to +100°C, $V_{CC} = +4.5$ V to 30 V, $I_{F(on)} = 10$ mA to 20 mA, $V_{F(off)} = -5$ V to 0.8 V

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test C	Fig.	Note	
Propagation Delay	t_{PHL}	30	200	400	ns	$C_L = 100 \text{ pF}$	$I_{F(on)} = 10 \text{ mA},$	6,	8, 9
Time to Low Output Level			100		ns	$C_L = 10 \text{ pF}$	$V_{F(off)} = 0.8 \text{ V},$ $V_{CC} = 15.0 \text{ V},$	8-12	
Propagation Delay Time to High	t_{PLH}	270	400	550	ns	$C_L = 100 \text{ pF}$	$V_{THLH} = 2.0 \text{ V},$ $V_{THHL} = 1.5 \text{ V}$		
Output Level			130			$C_L = 10 \text{ pF}$			
Pulse Width Distortion	PWD		200	450	ns	$C_L = 100 \text{ pF}$			13
Propagation Delay Difference Between Any 2 Parts	t _{PLH} -t _{PHL}	-150	200	450	ns				10
Output High Level Common Mode Transient Immunity	CM _H	15	30		kV/μs	$I_F = 0 \text{ mA},$ $V_O > 3.0 \text{ V}$	$\label{eq:VCC} \begin{split} V_{CC} &= 15.0 \text{ V,} \\ C_L &= 100 \text{ pF,} \\ V_{CM} &= 1500 \text{ V}_{P\text{-}P\text{,}} \end{split}$	7	11
Output Low Level Common Mode Transient Immunity	CM _L	15	30		kV/μs	$I_{\rm F} = 10 \text{ mA},$ $V_{\rm O} < 1.0 \text{ V}$	$T_A = 25$ °C		12

^{*}All typical values at 25°C, $V_{CC} = 15 \text{ V}$.

Notes:

- 1. Derate linearly above 90°C free-air temperature at a rate of 0.8 mA/°C.
- 2. Derate linearly above 90°C free-air temperature at a rate of 1.6 mA/°C.
- Derate linearly above 90°C free-air temperature at a rate of 3.0 mW/°C.
- 4. Derate linearly above 90°C free-air temperature at a rate of 4.2 mW/°C.
- 5. CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current (I_O) to the forward LED input current (I_F) times 100.
- Device considered a two-terminal device: Pins 1 and 3 shorted together and Pins 4, 5 and 6 shorted together.

- 7. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage $\geq 4500 \ V_{RMS}$ for 1 second (leakage detection current limit, $I_{LO} \leq 5 \ \mu A).$
- 8. Pulse: f = 20 kHz, Duty Cycle = 10%.
- 9. Use of a 0.1 μF bypass capacitor connected between pins 4 and 6 can improve performance by filtering power supply line noise.
- The difference between t_{PLH} and t_{PHL} between any two parts under the same test condition. (See IPM Dead Time and Propagation Delay Specifications section.)
- 11. Common mode transient immunity in a Logic High level is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a Logic High state (i.e., $V_{O} > 3.0 \text{ V}$).
- 12. Common mode transient immunity in a Logic Low level is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a Logic Low state (i.e., $V_O < 1.0 \text{ V}$).
- 13. Pulse Width Distortion (PWD) is defined as $|t_{PHL}$ $t_{PLH}|$ for any given device.

LED Drive Circuit Considerations For Ultra High CMR Performance

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 14. The HCPL-M456 improves CMR performance by using a detector IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminate the capacitive coupling between the LED and the optocoupler output pin and output ground as shown in Figure 15. This capacitive coupling causes perturbations in the LED current during common mode transients and becomes the major source of CMR failures for a shielded optocoupler. The main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 13), can achieve 15 kV/µs CMR while minimizing component complexity. Note that a CMOS gate is recommended in Figure 13 to keep the LED off when the gate is in the high state.

Another cause of CMR failure for a shielded optocoupler is direct coupling to the optocoupler output pins through $C_{\rm LEDO1}$ in Figure 15. Many factors influence the effect and magnitude of the direct coupling including: the position of the LED current setting resistor and the value of the capacitor at the optocoupler output (C_L) .

Techniques to keep the LED in the proper state and minimize the effect of the direct coupling are discussed in the next two sections.

CMR With The LED On (CMRL)

A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by overdriving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient. The recommended minimum LED current of 10 mA provides adequate margin over the maximum I_{TH} of 4.0 mA (see Figure 2) to achieve 15 kV/ μ s CMR.

The placement of the LED current setting resistor effects the ability of the drive circuit to keep the LED on during transients and interacts with the direct coupling to the optocoupler output. For example, the LED resistor in Figure 16 is connected to the anode. Figure 17 shows the AC equivalent circuit for Figure 16 during common mode transients. During a + dV_{CM}/dt in Figure 17, the current available at the LED anode (Itotal) is limited by the series resistor. The LED current (I_F) is reduced from its DC value by an amount equal to the current that flows through C_{LEDP} and C_{LEDO1} . The situation is made worse because the current through C_{LEDO1} has the effect of trying to pull the output high (toward a CMR failure) at the same time the LED current is being reduced. For this reason, the recommended LED drive circuit (Figure 13) places the current setting resistor in series with the LED cathode. Figure 18 is the AC equivalent circuit for

Figure 13 during common mode transients. In this case, the LED current is not reduced during a $+ dV_{CM}/dt$ transient because the current flowing through the package capacitance is supplied by the power supply. During a $-dV_{CM}/dt$ transient, however, the LED current is reduced by the amount of current flowing through C_{LEDN} . But, better CMR performance is achieved since the current flowing in C_{LEDO1} during a negative transient acts to keep the output low.

CMR With The LED Off (CMRH)

A high CMR LED drive circuit must keep the LED off $(V_F \leq V_{F(OFF)})$ during common mode transients. For example, during a + dV_{CM}/dt transient in Figure 18, the current flowing through C_{LEDN} is supplied by the parallel combination of the LED and series resistor. As long as the voltage developed across the resistor is less than $V_{F(OFF)}$ the LED will remain off and no common mode failure will occur. Even if the LED momentarily turns on, the 100 pF capacitor from pins 5-4 will keep the output from dipping below the threshold. The recommended LED drive circuit (Figure 13) provides about 10 V of margin between the lowest optocoupler output voltage and a 3 V IPM threshold during a 15kV/μs transient with $V_{CM} = 1500 \text{ V.}$ Additional margin can be obtained by adding a diode in parallel with the resistor, as shown by the dashed line connection in Figure 18, to clamp the voltage across the LED below $V_{F(OFF)}$.

Since the open collector drive circuit, shown in Figure 19, cannot keep the LED off during a

+ dV_{CM}/dt transient, it is not desirable for applications requiring ultra high CMR_H performance. Figure 20 is the AC equivalent circuit for Figure 19 during common mode transients. Essentially all the current flowing through C_{LEDN} during $a + dV_{CM}/dt$ transient must be supplied by the LED. CMR_H failures can occur at dv/dt rates where the current through the LED and C_{LEDN} exceeds the input threshold. Figure 21 is an alternative drive circuit which does achieve ultra high CMR performance by shunting the LED in the off state.

IPM Dead Time and Propagation Delay Specifications

The HCPL-M456 includes a Propagation Delay Difference specification intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time period during which both the high and low side power transistors (Q1 and Q2 in Figure 22) are off. Any overlap in Q1 and Q2 conduction will result in large currents flowing through the power devices between the high and low voltage motor rails.




Figure 2. Typical Transfer Characteristics.

To minimize dead time the designer must consider the propagation delay characteristics of the optocoupler as well as the characteristics of the IPM IGBT gate drive circuit. Considering only the delay characteristics of the optocoupler (the characteristics of the IPM IGBT gate drive circuit can be analyzed in the same way) it is important to know the minimum and maximum turnon (t_{PHI}) and turn-off (t_{PLH}) propagation delay specifications, preferably over the desired operating temperature range.

The limiting case of zero dead time occurs when the input to Q1 turns off at the same time that the input to Q2 turns on. This case determines the minimum delay between LED1 turn-off and LED2 turn-on, which is related to the worst case optocoupler propagation delay waveforms, as shown in Figure 23. A minimum dead time of zero is achieved in Figure 23 when the signal to turn on LED2 is delayed by $(t_{PLH max} - t_{PHL min})$ from the LED1 turn off. Note that the propagation delays used to calculate PDD are taken at equal temperatures since the optocouplers under consideration are typically mounted in close proximity to each other. (Specifically,




Figure 3. Normalized Output Current vs. Temperature.

t_{PLH max} and t_{PHL min} in the previous equation are not the same as the t_{PLH max} and t_{PHL min}, over the full operating temperature range, specified in the data sheet.) This delay is the maximum value for the propagation delay difference specification which is specified at 370 ns for the HCPL-M456 over an operating temperature range of -40°C to 100°C.

Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time occurs in the highly unlikely case where one optocoupler with the fastest t_{PLH} and another with the slowest t_{PHL} are in the same inverter leg. The maximum dead time in this case becomes the sum of the spread in the t_{PLH} and t_{PHL} propagation delays as shown in Figure 24. The maximum dead time is also equivalent to the difference between the maximum and minimum propagation delay difference specifications. The maximum dead time (due to the optocouplers) for the HCPL-M456 is 520 ns (= 370 ns - (-150 ns))over an operating temperature range of -40°C to 100°C.




Figure 4. High Level Output Current vs. Temperature.




Figure 5. Input Current vs. Forward Voltage.




Figure 6. Propagation Delay Test Circuit.






Figure 7. CMR Test Circuit.

Typical CMR Waveform.









Figure 8. Propagation Delay with External 20 $k\Omega$ RL vs. Temperature.

Figure 9. Propagation Delay vs. Load Resistance.

Figure 10. Propagation Delay vs. Load Capacitance.







Figure 11. Propagation Delay vs. Supply Voltage.

Figure 12. Propagation Delay vs. Input Current.






Figure 13. Recommended LED Drive Circuit.

Figure 14. Optocoupler Input to Output **Capacitance Model for Unshielded Optocouplers.**

5




Figure 15. Optocoupler Input to Output Capacitance Model for Shielded Optocouplers.




Figure 17. AC Equivalent Circuit for Figure 16 during Common Mode Transients.




Figure 19. Not Recommended Open Collector LED Drive Circuit.




Figure 21. Recommended LED Drive Circuit for Ultra High CMR.




Figure 16. LED Drive Circuit with Resistor Connected to LED Anode (Not Recommended).




Figure 18. AC Equivalent Circuit for Figure 13 during Common Mode Transients.




Figure 20. AC Equivalent Circuit for Figure 19 during Common Mode Transients.






Figure 22. Typical Application Circuit.



*PDD = PROPAGATION DELAY DIFFERENCE

NOTE: THE PROPAGATION DELAYS USED TO CALCULATE PDD ARE TAKEN AT EQUAL TEMPERATURES.

Figure 23. Minimum LED Skew for Zero Dead Time.



*PDD = PROPAGATION DELAY DIFFERENCE

NOTE: THE PROPAGATION DELAYS USED TO CALCULATE THE MAXIMUM DEAD TIME ARE TAKEN AT EQUAL TEMPERATURES.

Figure 24. Waveforms for Deadtime Calculation.



www.agilent.com/semiconductors

For product information and a complete list of distributors, please go to our web site.

For technical assistance call:

Americas/Canada: +1 (800) 235-0312 or

(916) 788-6763

Europe: +49 (0) 6441 92460 China: 10800 650 0017 Hong Kong: (+65) 6756 2394

India, Australia, New Zealand: (+65) 6755 1939 Japan: (+81 3) 3335-8152 (Domestic/International), or 0120-61-1280 (Domestic Only)

Korea: (+65) 6755 1989

Singapore, Malaysia, Vietnam, Thailand, Philippines, Indonesia: (+65) 6755 2044

Taiwan: (+65) 6755 1843

Data subject to change.

Copyright © 2004 Agilent Technologies, Inc.

Obsoletes 5989-0794EN

December 28, 2004

5989-2118EN