

# 4-Mbit (256K x 18) Flow-through SRAM with NoBL™ Architecture

#### **Features**

- Supports up to 133-MHz bus operations with zero wait states
  - Data is transferred on every clock
- Pin compatible and functionally equivalent to ZBT™ devices
- Internally self timed output buffer control to eliminate the need to use OE
- Registered inputs for flow-through operation
- · Byte Write capability
- · 256K x 18 common IO architecture
- 2.5V/3.3V IO power supply (V<sub>DDQ</sub>)
- · Fast clock-to-output times
  - 6.5 ns (for 133-MHz device)
- Clock Enable (CEN) pin to suspend operation
- · Synchronous self timed writes
- Asynchronous Output Enable
- · Available in Pb-free 100-Pin TQFP package
- Burst Capability linear or interleaved burst order
- · Low standby power


## Functional Description<sup>[1]</sup>

The CY7C1353G is a 3.3V, 256K x 18 Synchronous Flow-through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1353G is equipped with the advanced No Bus Latency™ (NoBL™) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent Write-Read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns (133-MHz device).

Write operations are controlled by the two Byte Write Select (BW<sub>[A:B]</sub>) and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self timed write circuitry.

Three synchronous Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tri-state control. To avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.



Note:

1.For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.




#### **Selection Guide**

	133 MHz	100 MHz	Unit
Maximum Access Time	6.5	8.0	ns
Maximum Operating Current	225	205	mA
Maximum CMOS Standby Current	40	40	mA

# **Pin Configuration**

#### 100-Pin TQFP Pinout





# **Pin Definitions**

Name	Ю	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	<b>Address Inputs used to select one of the 256K address locations</b> . Sampled at the rising edge of the CLK. A <sub>[1:0]</sub> are fed to the two-bit burst counter.
BW <sub>[A:B]</sub>	Input- Synchronous	Byte Write Inputs, Active LOW. Qualified with WE to conduct writes to the SRAM. Sampled on the rising edge of CLK.
WE	Input- Synchronous	<b>Write Enable Input, Active LOW</b> . Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- Synchronous	Advance/Load Input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD must be driven LOW to load a new address.
CLK	Input-Clock	Clock Input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ , and $\overline{CE}_3$ to select/deselect the device.
CE <sub>2</sub>	Input- Synchronous	<u>Chip Enable 2 Input, Active HIGH</u> . Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3$ to select/deselect the device.
CE <sub>3</sub>	Input- Synchronous	<u>Chip</u> Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select/deselect the device.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, Active LOW. Combined with the synchronous logic block inside the device to control the direction of the IO pins. When LOW, the IO pins are allowed to behave as outputs. When deasserted HIGH, IO pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.
CEN	Input- Synchronous	Clock Enable Input, Active LOW. When asserted LOW the Clock signal is rec <u>ognized</u> by the SRAM. When deasserted HIGH the Clock signal is masked. While deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
ZZ	Input- Asynchronous	<b>ZZ</b> "sleep" Input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be low or left floating. ZZ pin has an internal pull down.
DQs	IO- Synchronous	<b>Bidirectional Data IO Lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by address during the clock rise of the read cycle. The direction of the pins is controlled by OE and the internal control logic. When $\overline{OE}$ is asserted LOW, the pins can behave as outputs. When HIGH, $\overline{DQ}_s$ and $\overline{DQP}_{[A:B]}$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{OE}$ .
DQP <sub>[A:B]</sub>	IO- Synchronous	<b>Bidirectional Data Parity IO Lines</b> . <u>Functionally</u> , these signals are identical to $DQ_s$ . During write sequences, $DQP_{[A:B]}$ is controlled by $BW_x$ correspondingly.
MODE	Input Strap Pin	<b>MODE Input. Selects the burst order of the device.</b> When tied to Gnd selects linear burst sequence. When tied to V <sub>DD</sub> or left floating selects interleaved burst sequence.
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
$V_{\mathrm{DDQ}}$	IO Power Supply	Power supply for the IO circuitry.
$V_{SS}$	Ground	Ground for the device.
NC,NC/9M, NC/18M, NC/36M NC/72M, NC/144M, NC/288M,	_	<b>No Connects</b> . Not internally connected to the die. NC/9M, NC/18M, NC/72M, NC/144M, NC/288M, are address expansion pins are not internally connected to the die.



#### **Functional Overview**

The CY7C1353G is a synchronous flow-through burst SRAM designed specifically to eliminate wait states during Write-Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states <u>are maintained</u>. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise ( $t_{CDV}$ ) is 6.5 ns (133-MHz device).

Accesses can be initiated by asserting all three Chip Enables ( $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$ ) active at the rising edge of the clock. If Clock Enable ( $\overline{\text{CEN}}$ ) is active LOW and ADV/LD is asserted LOW, the address presented to the device is latched. The access can either be a read or write operation, depending on the status of the Write Enable (WE).  $\overline{\text{BW}}_{[A:B]}$  can be used to conduct byte write operations.

Write operations are qualified by the Write Enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipe lined. ADV/LD must be driven LOW after the device has been deselected to load a new address for the next operation.

#### Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and CE3 are ALL asserted active, (3) the Write Enable input signal WE is deasserted HIGH, and 4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the Address Register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133-MHz device) provided  $\overline{OE}$  is active LOW. After the first clock of the read access, the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (Read/Write/Deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output is tri-stated immediately.

#### **Burst Read Accesses**

The CY7C1353G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Reads without reasserting the address inputs. ADV/LD must be driven LOW to load a new address into the SRAM, as described in the Single Read Access section. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and wraps around when incremented sufficiently. A HIGH input on ADV/LD increments the internal burst counter regardless of the state of chip enable inputs or WE. WE is latched at the beginning of a burst cycle.

Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

#### **Single Write Accesses**

Write access are initiated when these conditions are satisfied at clock rise:

- CEN is asserted LOW
- CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are ALL asserted active
- The write signal WE is asserted LOW.

The address presented to the address bus is loaded into the Address Register. The write signals are latched into the Control Logic block. The data  $\underline{\text{lines}}$  are automatically tri-stated regardless of the state of the  $\overline{\text{OE}}$  input signal. This allows the external logic to present the data on DQs and DQP\_{IA:BI}.

On the next clock rise the data presented to DQs and DQP $_{[A:B]}$  (or a subset for byte write operations, see truth table for details) inputs is latched into the device and the write is complete. Additional accesses (Read/Write/Deselect) can be initiated on this cycle.

 $\overline{\text{He}}$  data written during the Write operation is controlled by  $\overline{\text{BW}}_{[A:B]}$  signals. The CY7C1353G provides byte write capability that is described in the truth table. Asserting the Write Enable input (WE) with the selected Byte Write Select input selectively writes to only the desired bytes. Bytes not selected during a byte write operation remains unaltered. A synchronous self timed write mechanism has been provided to simplify the write operations. Byte write capability has been included to greatly simplify Read/Modify/Write sequences, which can be reduced to simple byte write operations.

Because the CY7C1353G is a common IO device, data must not be driven into  $\underline{\mathsf{the}}$  device while the outputs are active. The Output Enable  $(\overline{\mathsf{OE}})$  can be deasserted HIGH before presenting data to the DQs and DQP $_{[A:B]}$  inputs. Doing so tri-states the output drivers. As a safety precaution, DQs and DQP $_{[A:B]}$  are automatically tri-stated during the data portion of a write cycle, regardless of the state of  $\overline{\mathsf{OE}}$ .

#### **Burst Write Accesses**

The CY7C1353G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/LD must be driven LOW to load the initial address, as described in the Single Write Access section. When ADV/LD is driven HIGH on the subsequent clock rise, the Chip Enables ( $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$ ) and  $\overline{\text{WE}}$  inputs are ignored and the burst counter is incremented. The correct  $\overline{\text{BW}}_{[A:B]}$  inputs must be driven in each cycle of the burst write, to write the correct bytes of data.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.



## **Linear Burst Address Table (MODE = GND)**

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

# **Interleaved Burst Address Table** (MODE = Floating or $V_{DD}$ )

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		40	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ inactive to exit sleep current	This parameter is sampled	0		ns

# **Truth Table** [2, 3, 4, 5, 6, 7, 8]

Operation	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	zz	ADV/LD	WE	<del>BW</del> <sub>X</sub>	OE	CEN	CLK	DQ
Deselect Cycle	None	Н	Х	Х	L	L	Х	Х	Х	L	L->H	Tri-State
Deselect Cycle	None	Х	Х	Н	L	L	Х	Х	Х	L	L->H	Tri-State
Deselect Cycle	None	Х	L	Х	L	L	Х	Х	Х	L	L->H	Tri-State
Continue Deselect Cycle	None	Χ	Χ	Χ	L	Н	Х	Х	Х	L	L->H	Tri-State
READ Cycle (Begin Burst)	External	L	Н	L	L	L	Н	Х	L	L	L->H	Data Out (Q)
READ Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	L	L	L->H	Data Out (Q)
NOP/DUMMY READ (Begin Burst)	External	L	Н	L	L	L	Н	Х	Н	L	L->H	Tri-State
DUMMY READ (Continue Burst)	Next	Χ	Х	Х	L	Н	Х	Х	Н	L	L->H	Tri-State
WRITE Cycle (Begin Burst)	External	L	Н	L	L	L	L	L	Х	L	L->H	Data In (D)
WRITE Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	L	Х	L	L->H	Data In (D)
NOP/WRITE ABORT (Begin Burst)	None	L	Н	L	L	L	L	Н	Х	L	L->H	Tri-State
WRITE ABORT (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Н	Х	L	L->H	Tri-State
IGNORE CLOCK EDGE (Stall)	Current	Χ	Х	Χ	L	Х	Х	Х	Χ	Н	L->H	_
SLEEP MODE	None	Х	Х	Х	Τ	Х	Х	Х	Х	Х	Х	Tri-State

- Notes:

  2. X ="Don't Care." H = Logic HIGH, L = Logic LOW. BWx = L signifies at least one Byte Write Select is active, BWx = Valid signifies that the desired byte write selects are asserted, see truth table for details.

  3. Write is defined by BWx, and WE. See truth table for Read/Write.

  4. When a write cycle is detected, all IOs are tri-stated, even during byte writes.

  5. The DQs and DQP<sub>[A:B]</sub> pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

  6. CEN = H, inserts wait states.

  7. Povice powers up deselected and the IOs in a tri-state condition, regardless of OE.

- Device powers up deselected and the IOs in a tri-state condition, regardless of OE.
   OE is asynchronous and is not sampled with the clock rise. It is masked internally <u>during</u> write cycles. During a read cycle DQs and DQP<sub>[A:B]</sub> = tri-state when OE is inactive or when the device is deselected, and DQs and DQP<sub>[A:B]</sub> = data when OE is active.



# Partial Truth Table for Read/Write<sup>[2, 3, 9]</sup>

Function	WE	BW <sub>A</sub>	BW <sub>B</sub>
Read	Н	X	X
Write – No bytes written	L	Н	Н
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	L	L	Н
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	L	Н	L
Write All Bytes	L	L	L

Note:
9. Table only lists a partial listing of the byte write combinations. Any combination of BW[A:D] is valid. Appropriate write is based on which byte write is active.



#### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage on  $V_{DD}$  Relative to GND...... -0.5V to +4.6VSupply Voltage on  $V_{DDQ}$  Relative to GND ..... -0.5V to  $+V_{DD}$ DC Voltage Applied to Outputs 

DC Input Voltage	$-0.5V$ to $V_{DD} + 0.5V$
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	> 2001V
Latch up Current	> 200 mA

## **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	3.3V - 5%/+10%	
Industrial	-40°C to +85°C		to V <sub>DD</sub>

# **Electrical Characteristics** Over the Operating Range [10,11]

Parameter	Description	Test Conditi	ons	Min	Max	Unit
$V_{DD}$	Power Supply Voltage			3.135	3.6	V
$V_{\mathrm{DDQ}}$	IO Supply Voltage			2.375	$V_{DD}$	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3V IO, I <sub>OH</sub> = -4.0 mA		2.4		V
		for 2.5V IO, I <sub>OH</sub> = -1.0 mA		2.0		V
V <sub>OL</sub>	Output LOW Voltage	for 3.3V IO, I <sub>OH</sub> = 8.0 mA			0.4	V
		for 2.5V IO, I <sub>OH</sub> = 1.0 mA			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	for 3.3V IO		2.0	$V_{DD} + 0.3V$	V
	Input HIGH Voltage	for 2.5V IO		1.7	$V_{DD} + 0.3V$	V
$V_{IL}$	Input LOW Voltage[10]	for 3.3V IO		-0.3	0.8	V
	Input LOW Voltage[10]	for 2.5V IO		-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		<b>-5</b>	5	μА
Input Current of MODE		Input = V <sub>SS</sub>				μА
		Input = V <sub>DD</sub>		5	μА	
Input Current of ZZ		Input = V <sub>SS</sub>				μА
		Input = V <sub>DD</sub>			30	μА
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disat	oled	<b>-</b> 5	5	μА
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	$V_{DD} = Max., I_{OUT} = 0 mA,$	7.5-ns cycle, 133 MHz		225	mA
	Current	$f = f_{MAX} = 1/t_{CYC}$	10-ns cycle, 100 MHz		205	mA
I <sub>SB1</sub>	Automatic CE Power down	$V_{DD}$ = Max, Device Deselected,	7.5-ns cycle, 133 MHz		90	mA
	Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$ , inputs switching	10-ns cycle, 100 MHz		80	mA
I <sub>SB2</sub>	Automatic CE Power down Current—CMOS Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{DD} - 0.3V$ or $V_{IN} \le 0.3V$ , f = 0, inputs static	All speeds		40	mA
I <sub>SB3</sub>	Automatic CE Power down	V <sub>DD</sub> = Max, Device Deselected,	7.5-ns cycle, 133 MHz		75	mA
	Current—CMOS Inputs	$V_{IN} \ge V_{DDQ} - 0.3V$ or $V_{IN} \le 0.3V$ , $f = f_{MAX}$ , inputs switching	10-ns cycle, 100 MHz		65	mA
I <sub>SB4</sub>	Automatic CE Power down Current—TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{DD} - 0.3V$ or $V_{IN} \le 0.3V$ , f = 0, inputs static	All speeds		45	mA

<sup>10.</sup> Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 11.  $T_{Power-up}$ : Assumes a linear ramp from 0V to  $V_{DD}$  (min.) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .




# Capacitance<sup>[12]</sup>

Parameter	Description	Test Conditions	100 TQFP Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C <sub>CLOCK</sub>	Clock Input Capacitance	$V_{DD} = 3.3V$ $V_{DDO} = 3.3V$	5	pF
C <sub>IO</sub>	IO Capacitance	VDDQ 0.0V	5	pF

#### Thermal Resistance<sup>[12]</sup>

Parameters	Description	Test Conditions	100 TQFP Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance,	30.32	°C/W
Θ <sup>JC</sup>	Thermal Resistance (Junction to Case)	according to EIA/JESD51.	6.85	°C/W

#### **AC Test Loads and Waveforms**



<sup>12.</sup> Tested initially and after any design or process changes that may affect these parameters.



# Switching Characteristics Over the Operating Range [17, 18]

		-133		-100		
Parameter	Description	Min	Max	Min	Max	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (Typical) to the first Access <sup>[13]</sup>	1		1		ms
Clock						
t <sub>CYC</sub>	Clock Cycle Time	7.5		10		ns
t <sub>CH</sub>	Clock HIGH	2.5		4.0		ns
t <sub>CL</sub>	Clock LOW	2.5		4.0		ns
Output Times						
t <sub>CDV</sub>	Data Output Valid After CLK Rise		6.5		8.0	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	2.0		2.0		ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[14, 15, 16]</sup>	0		0		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[14, 15, 16]</sup>		3.5		3.5	ns
t <sub>OEV</sub>	OE LOW to Output Valid		3.5		3.5	ns
t <sub>OELZ</sub>	OE LOW to Output Low-Z <sup>[14, 15, 16]</sup>	0		0		ns
t <sub>OEHZ</sub>	OE HIGH to Output High-Z <sup>[14, 15, 16]</sup>		3.5		3.5	ns
Setup Times		•	1	•		•
t <sub>AS</sub>	Address Setup Before CLK Rise	1.5		2.0		ns
t <sub>ALS</sub>	ADV/LD Setup Before CLK Rise	1.5		2.0		ns
t <sub>WES</sub>	WE, BW <sub>X</sub> Setup Before CLK Rise	1.5		2.0		ns
t <sub>CENS</sub>	CEN Setup Before CLK Rise	1.5		2.0		ns
t <sub>DS</sub>	Data Input Setup Before CLK Rise	1.5		2.0		ns
t <sub>CES</sub>	Chip Enable Setup Before CLK Rise	1.5		2.0		ns
Hold Times		•	1	•		•
t <sub>AH</sub>	Address Hold After CLK Rise	0.5		0.5		ns
t <sub>ALH</sub>	ADV/LD Hold after CLK Rise	0.5		0.5		ns
t <sub>WEH</sub>	WE, BW <sub>X</sub> Hold After CLK Rise	0.5		0.5		ns
t <sub>CENH</sub>	CEN Hold After CLK Rise	0.5 0.5			ns	
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.5 0.5				ns
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.5		0.5		ns

<sup>13.</sup> This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub> minimum initially before a read or write operation can be initiated.


<sup>14.</sup>t<sub>CHZ</sub>, t<sub>CLZ</sub>,t<sub>DELZ</sub>, and t<sub>DEHZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

15.At any voltage and temperature, t<sub>DEHZ</sub> is less than t<sub>DELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve tri-state prior to Low-Z under the same system conditions.

<sup>16.</sup> This parameter is sampled and not 100% tested. 17. Timing reference level is 1.5V when  $V_{DDQ}$ =3.3V and is 1.25V when  $V_{DDQ}$ =2.5V. 18. Test conditions shown in (a) of AC Test Loads, unless otherwise noted.



## **Switching Waveforms**




## DON'T CARE UNDEFINED

<sup>19,</sup>For this waveform ZZ is tied low.
20.When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.
21.Order of the Burst sequence is determined by the status of the MODE (0= Linear, 1= Interleaved). Burst operations are optional.




# **Switching Waveforms**

NOP, STALL and DESELECT Cycles  $^{[19,\ 20,\ 22]}$ 



# **ZZ** Mode Timing<sup>[23,24]</sup>



<sup>22.</sup> The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates CEN being used to create a pause. A write is not performed during this cycle.

<sup>23.</sup>Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device.

<sup>24.</sup>DQs are in high-Z when exiting ZZ sleep mode




## **Ordering Information**

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit <a href="https://www.cypress.com">www.cypress.com</a> for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram		Operating Range
133	CY7C1353G-133AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1353G-133AXI			Industrial
100	CY7C1353G-100AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1353G-100AXI			Industrial

#### **Package Diagrams**

#### 100-Pin TQFP (14 x 20 x 1.4 mm) (51-85050)



ZBT is a trademark of Integrated Device Technology, Inc. NoBL and No Bus Latency are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	224363	See ECN	RKF	New data sheet	
*A	288431	See ECN	VBL	Deleted 66 MHz Changed TQFP package in Ordering Information section to Pb-free TQFP	
*B	333626	See ECN	SYT	Removed 117-MHz speed bin Modified Address Expansion balls in the pinouts for 100 TQFP Packages according to JEDEC standards and updated the Pin Definitions accordingly Modified $V_{OL}$ , $V_{OH}$ test conditions Replaced 'Snooze' with 'Sleep' Replaced TBD's for $\Theta_{JA}$ and $\Theta_{JC}$ to their respective values on the Thermal Resistance table Updated the Ordering Information by shading and unshading MPNs according to availability	
*C	418633	See ECN	RXU	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Modified test condition from $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$ Modified test condition from $V_{DDQ} < V_{DD}$ to $V_{DDQ} \leq V_{DD}$ Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table Replaced Package Name column with Package Diagram in the Ordering Information table Replaced Package Diagram of 51-85050 from *A to *B Updated the Ordering Information	
*D	480124	See ECN	VKN	Added the Maximum Rating for Supply Voltage on V <sub>DDQ</sub> Relative to GND. Updated the Ordering Information table.	
*E	1274724	See ECN	VKN/AESA	Corrected typo in the Ordering Information table	