

# 4 Mbit (256K x 16) Static RAM

#### **Features**

- Pin and function compatible with CY7C1041CV33
- High speed
  □ t<sub>AA</sub> = 10 ns
- Low active power
  □ I<sub>CC</sub> = 90 mA at 10 ns (industrial)
- Low CMOS standby power
  □ I<sub>SB2</sub> = 10 mA
- 2.0V data retention
- Automatic power down when deselected
- TTL compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 48-ball VFBGA, 44-pin (400-mil) molded SOJ, and 44-pin TSOP II packages


## **Functional Description**

The CY7C1041DV33<sup>[1]</sup> is a high performance CMOS Static RAM organized as 256K words by 16 bits. To write to the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. If Byte LOW Enable (BLE) is LOW, then data from IO pins (IO $_0$  to IO $_7$ ) is written into the location specified on the address pins (A $_0$  to A $_{17}$ ). If Byte HIGH Enable (BHE) is LOW, then data from IO pins (IO $_8$  to IO $_{15}$ ) is written into the location specified on the address pins (A $_0$  to A $_{17}$ ).

To read <u>fro</u>m the device, take Chip Enable (CE) <u>and</u> Output <u>Enable</u> (OE) LOW while forcing the Write Enable (WE) HIGH. If BLE is LOW, then data from the memory <u>loc</u>ation specified by the address pins appears on  $\rm IO_0$  to  $\rm IO_7$ . If BHE is LOW, then data from memory appears on  $\rm IO_8$  to  $\rm IO_{15}$ . See the <u>Truth Table</u> on page 9 for a complete description of read and write modes.

The input and output pins ( $IO_0$  to  $IO_{15}$ ) are placed in a high impedance state when the device is deselected ( $\overline{CE}$  HIGH), outputs are disabled ( $\overline{OE}$  HIGH), BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation ( $\overline{CE}$  LOW and WE LOW).

The CY7C1041DV33 is available in a standard 44-pin 400-mil wide SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout and a 48-ball fine-pitch ball grid array (FBGA) package.



#### Note

Cypress Semiconductor Corporation
Document #: 38-05473 Rev. \*E

198 Champion Court

San Jose, CA 95134-1709

• 408-943-2600

Revised July 17, 2008

<sup>1.</sup> For guidelines on SRAM system design, refer to the "System Design Guidelines" Cypress application note, available at www.cypress.com.



### **Selection Guide**

Description	-10 (Industrial)	–12 (Automotive) <sup>[2]</sup>	Unit
Maximum Access Time	10	12	ns
Maximum Operating Current	90	95	mA
Maximum CMOS Standby Current	10	15	mA

# **Pin Configuration**

Figure 1. 44-Pin SOJ/TSOP II




Figure 2. 48-Ball VFBGA (Pinout 1) [3, 4]





Figure 3. 48-Ball VFBGA (Pinout 2) [3, 4]



### Notes

- 2. Automotive product information is Preliminary.
- NC pins are not connected on the die.
- Pinout 1 is compliant with CY7C1041CV33 and pinout 2 is JEDEC compliant. The difference between the two is that the higher and lower byte IOs (IO<sub>[7:0]</sub> and IO<sub>[15:8]</sub> balls) are swapped.



## **Maximum Ratings**

Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
(MIL-STD-883, Method 3015)	
Latch Up Current	>200 mA

# **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>	Speed	
Industrial	–40°C to +85°C	$3.3V \pm 0.3V$	10 ns	
Automotive	-40°C to +125°C	$3.3V \pm 0.3V$	12 ns	

### **DC Electrical Characteristics**

Over the Operating Range

Parameter	Decerinties	Test Conditions	–10 (Ind	dustrial)	-12 (Automotive)		Unit	
Parameter	Description	rest Conditions	Min	Max	Min	Max	Oille	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min, I_{OH} = -4.0 \text{ mA}$		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min, I_{OL} = 8.0 \text{ mA}$			0.4		0.4	V
V <sub>IH</sub> <sup>[5]</sup>	Input HIGH Voltage			2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
V <sub>IL</sub> <sup>[5]</sup>	Input LOW Voltage			-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$		-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC},  Output  Disabled$		-1	+1	-1	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating	$V_{CC} = Max, f = f_{MAX} = 1/t_{RC}$	100 MHz		90		-	mA
	Supply Current		83 MHz		80		95	mA
			66 MHz		70		85	mA
			40 MHz		60		75	mA
I <sub>SB1</sub>	Automatic CE Power Down Current—TTL Inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{MAX}} \end{aligned}$			20		25	mA
I <sub>SB2</sub>	Automatic CE Power Down Current—CMOS Inputs	$\label{eq:local_local_local} \begin{split} & \underline{\text{Max}} \ V_{CC}, \\ & CE \geq V_{CC} - 0.3V, \\ & V_{IN} \geq V_{CC} - 0.3V, \\ & \text{or} \ V_{IN} \leq 0.3V, \ f = 0 \end{split}$			10		15	mA

#### Note

<sup>5.</sup> Minimum voltage is -2.0V and  $V_{IH}(max) = V_{CC} + 2V$  for pulse durations of less than 20 ns.



# Capacitance<sup>[6]</sup>


Parameter	meter Description Test Conditions		Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 3.3V$	8	pF
C <sub>OUT</sub>	IO Capacitance		8	pF

## Thermal Resistance<sup>[6]</sup>

Parameter	Liggerintion   Light Conditions		FBGA Package	SOJ Package	TSOP II Package	Unit
$\Theta_{JA}$	\	Still Air, soldered on a 3 x 4.5 inch, four layer printed circuit board	27.89	57.91	50.66	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		14.74	36.73	17.17	°C/W

## **AC Test Loads and Waveforms**

The AC test loads and waveform diagram follows.[7]



#### Notes

- 6. Tested initially and after any design or process changes that may affect these parameters.
- 7. AC characteristics (except High-Z) are tested using the load conditions shown in AC Test Loads and Waveforms (a). High-Z characteristics are tested for all speeds using the test load shown in (c).



# AC Switching Characteristics Over the Operating Range<sup>[8]</sup>

Davamatar	Description	–10 (In	dustrial)	–12 (Au	tomotive)	Unit	
Parameter	Description	Min	Max	Min	Max	Unit	
Read Cycle			•	•	•	•	
t <sub>power</sub> <sup>[9]</sup>	V <sub>CC</sub> (Typical) to the First Access	100		100		μS	
t <sub>RC</sub>	Read Cycle Time	10		12		ns	
t <sub>AA</sub>	Address to Data Valid		10		12	ns	
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		10		12	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		5		6	ns	
t <sub>LZOE</sub>	OE LOW to Low-Z	0		0		ns	
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[10, 11]</sup>		5		6	ns	
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[11]</sup>	3		3		ns	
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[10, 11]</sup>		5		6	ns	
t <sub>PU</sub>	CE LOW to Power Up			0		ns	
t <sub>PD</sub>	CE HIGH to Power Down		10		12	ns	
t <sub>DBE</sub>	Byte Enable to Data Valid		5		6	ns	
t <sub>LZBE</sub>	Byte Enable to Low-Z	0		0		ns	
t <sub>HZBE</sub>	Byte Disable to High-Z		6		6	ns	
Write Cycle <sup>[12, 13]</sup>			•				
t <sub>WC</sub>	Write Cycle Time	10		12		ns	
t <sub>SCE</sub>	CE LOW to Write End	7		8		ns	
t <sub>AW</sub>	Address Setup to Write End	7		8		ns	
t <sub>HA</sub>	Address Hold from Write End	0		0		ns	
t <sub>SA</sub>	Address Setup to Write Start	0		0		ns	
t <sub>PWE</sub>	WE Pulse Width	7		8		ns	
t <sub>SD</sub>	Data Setup to Write End	5		6		ns	
t <sub>HD</sub>	Data Hold from Write End	0		0		ns	
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[11]</sup>	3		3		ns	
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[10, 11]</sup>		5		6	ns	
t <sub>BW</sub>	Byte Enable to End of Write	7		8		ns	

<sup>8.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.

9. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access is performed.

10. t<sub>HZOF</sub>, t<sub>HZEE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (c) of AC Test Loads and Waveforms. Transition is measured when the outputs enter a high impedance state.


<sup>11.</sup> At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.



## Data Retention Characteristics Over the Operating Range


Parameter	Description	scription Conditions <sup>[14]</sup>			Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention			2.0		V
I <sub>CCDR</sub>	Data Retention Current	$\frac{V_{CC} = V_{DR} = 2.0V,}{CE \ge V_{CC} - 0.3V,}$	Ind'l		10	mA
		$CE \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$	Auto		15	mA
t <sub>CDR</sub> <sup>[6]</sup>	Chip Deselect to Data Retention Time			0		ns
t <sub>R</sub> <sup>[15]</sup>	Operation Recovery Time			t <sub>RC</sub>		ns

## **Data Retention Waveform**



## **Switching Waveforms**

Figure 4. Read Cycle No. 1<sup>[16, 17]</sup>



<sup>12.</sup> The internal write time of the memory is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW.  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  must be LOW to initiate a write and the transition of either of these signals can terminate the write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the write.

13. The minimum write cycle time for Write Cycle No. 4 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

 <sup>14.</sup> No input may exceed V<sub>CC</sub> + 0.3V.
 15. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 50 μs or stable at V<sub>CC(min.)</sub> ≥ 50 μs.
 16. Device is continuously selected. OE, CE, BHE, and BHE = V<sub>IL</sub>.

<sup>17.</sup> WE is HIGH for read cycle.



## Switching Waveforms (continued)

Figure 5. Read Cycle No. 2 (OE Controlled)[17, 18]





Figure 6. Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled)[19, 20]



#### Notes

<sup>18.</sup> Address valid prior to or coincident with CE transition LOW.

19. Data IO is high impedance if OE or BHE and BLE = V<sub>IH</sub>.

20. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.



# Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 (BLE or BHE Controlled)





Figure 8. Write Cycle No. 3 (WE Controlled, OE HIGH During Write)[19, 20]




Note
21. During this period the IOs are in the output state and input signals should not be applied.



# Switching Waveforms (continued)

Figure 9. Write Cycle No. 4 (WE Controlled, OE LOW)



## **Truth Table**

CE	OE	WE	BLE	BHE	1O <sub>0</sub> -1O <sub>7</sub>	IO <sub>8</sub> -IO <sub>15</sub>	Mode	Power
Н	Х	Х	Χ	Χ	High-Z	High-Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High-Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High-Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Χ	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1041DV33-10BVI	51-85150	48-Ball VFBGA	Industrial
	CY7C1041DV33-10BVXI		48-Ball VFBGA (Pb-Free) Pinout - 1 [4]	
	CY7C1041DV33-10BVJXI		48-Ball VFBGA (Pb-Free) Pinout - 2 [4]	
	CY7C1041DV33-10VXI	51-85082	44-Pin (400-mil) Molded SOJ (Pb-Free)	
	CY7C1041DV33-10ZSXI	51-85087	44-Pin TSOP II (Pb-Free)	
12	CY7C1041DV33-12BVXE	51-85150	48-Ball VFBGA (Pb-Free)	Automotive
	CY7C1041DV33-12VXE	51-85082	44-Pin (400-mil) Molded SOJ (Pb-Free)	
	CY7C1041DV33-12ZSXE	51-85087	44-Pin TSOP II (Pb-Free)	


Please contact your local Cypress sales representative for availability of these parts


# **Package Diagrams**

Figure 10. 48-Ball VFBGA (6 x 8 x 1 mm) (51-85150)



TOP VIEW





51-85150-\*D



## Package Diagrams(continued)

Figure 11. 44-Pin (400-mil) Molded SOJ (51-85082)








Figure 12. 44-Pin TSOP II (51-85087)

DEMENSION IN MM (ENCH) MAX MIN:











# **Document History Page**

	1			
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	201560	SWI	See ECN	Advance Data sheet for C9 IPP
*A	233729	RKF	See ECN	1.AC, DC parameters are modified as per EROS(Spec # 01-2165)     2.Pb-free offering in the 'Ordering information'
*B	351117	PCI	See ECN	Changed from Advance to Preliminary Removed 15 and 20 ns Speed bin Corrected DC voltage (min) value in maximum ratings section from - 0.5 to - 0.3V Redefined I <sub>CC</sub> values for Com'l and Ind'l temperature ranges I <sub>CC</sub> (Com'l): Changed from 100, 80 and 67 mA to 90, 80 and 75 mA for 8, 10 and 12ns speed bins respectively I <sub>CC</sub> (Ind'l): Changed from 80 and 67 mA to 90 and 85 mA for 10 and 12ns speed bins respectively Added Static Discharge Voltage and latch-up current spec Added V <sub>IH(max</sub> ) spec in Note# 2 Changed Note# 4 on AC Test Loads Changed reference voltage level for measurement of Hi-Z parameters from ±500 mV to ±200 mV Added Data Retention Characteristics/Waveform and footnote # 11, 12 Added Write Cycle (WE Controlled, OE HIGH During Write) Timing Diagram Changed Package Diagram name from 44-Pin TSOP II Z44 to 44-Pin TSOP II ZS44 and from 44-Pin (400-mil) Molded SOJ V34 to 44-Pin (400-mil) Molded SOJ V44 Changed part names from Z to ZS in the Ordering Information Table Added 8 ns Product Information Added Pin-Free Ordering Information Shaded Ordering Information Table
*C	446328	NXR	See ECN	Converted from Preliminary to Final Removed -8 speed bin Removed Commercial Operating Range product information Included Automotive Operating Range product information Updated Thermal Resistance table Updated footnote #8 on High-Z parameter measurement Updated the ordering information and replaced Package Name column with Package Diagram in the Ordering Information Table
*D	480177	VKN	See ECN	Added -10BVI product ordering code in the Ordering Information table
*E	2541850	VKN/PYRS	07/22/08	Added -10BVJXI part



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### **Products**

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

#### **PSoC Solutions**

General psoc.cypress.com/solutions
Low Power/Low Voltage psoc.cypress.com/low-power
Precision Analog psoc.cypress.com/precision-analog
LCD Drive psoc.cypress.com/lcd-drive
CAN 2.0b psoc.cypress.com/can
USB psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2004-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05473 Rev. \*E

Revised July 17, 2008

Page 13 of 13

All product and company names mentioned in this document are the trademarks of their respective holders.