



16-Mbit (1M x 16 / 2M x 8) Static RAM

Features

■ TSOP I package configurable as 1M x 16 or as 2M x 8 SRAM

■ Very high speed: 45 ns

■ Wide voltage range: 2.20V-3.60V

■ Ultra low standby power

Typical standby current: 1.5 μA

Maximum standby current: 12 μA

■ Ultra low active power

□ Typical active current: 2.2 mA @ f = 1 MHz

■ Easy memory expansion with \overline{CE}_1 , CE_2 , and \overline{OE} features

■ Automatic power down when deselected

■ CMOS for optimum speed/power

■ Offered in Pb-free 48-Ball VFBGA and 48-Pin TSOP I packages

Functional Description

The CY62167EV30 is a high performance CMOS static RAM organized as 1M words by 16 bits/2M words by 8 bits. This device features an advanced circuit design designed to provide an ultra low active current. Ultra low active current is ideal for providing More Battery Life $^{\text{TM}}$ (MoBL $^{\text{\tiny B}}$) in portable applications


such as cellular telephones. The device also has an automatic power down feature that reduces power consumption by 99% when addresses are not toggling. Place the device into standby mode when deselected ($\overline{CE_1}$ HIGH or $\overline{CE_2}$ LOW or both BHE and BLE are HIGH). The input and output pins ($\overline{IO_0}$ through $\overline{IO_{15}}$) are placed in a high impedance state when: the device is deselected ($\overline{CE_1}$ HIGH or $\overline{CE_2}$ LOW), outputs are disabled (\overline{OE} HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is in progress ($\overline{CE_1}$ LOW, $\overline{CE_2}$ HIGH and \overline{WE} LOW).

To write to the device, take Chip Enables ($\overline{\text{CE}}_1$ LOW and CE₂ $\underline{\text{HIGH}}$) and Write Enable ($\overline{\text{WE}}$) input LOW. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from IO pins (IO₀ through IO₇) is written into the location specified on the address pins (A₀ through A₁₉). If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from the IO pins (IO₈ through IO₁₅) is written into the location specified on the address pins (A₀ through A₁₉).

To read from the device, take Chip Enables ($\overline{\text{CE}}_1$ LOW and CE₂ HIGH) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on IO₀ to IO₇. If Byte High Enable (BHE) is LOW, then data from memory appears on IO₈ to IO₁₅. See the "Truth Table" on page 9 for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

Logic Block Diagram



Cypress Semiconductor Corporation
Document #: 38-05446 Rev. *D

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised September 14, 2007



Pin Configuration

Figure 1. 48-Ball VFBGA (6 x 7 x 1mm) / (6 x 8 x 1mm) Top View [1, 2, 3]





Figure 2. 48-Pin TSOP I Top View [3, 4]



Product Portfolio

							Power Di	ssipation			
Product V _{CC} Range (V)		V)	Speed (ns)		Operating	g I _{CC} (mA)		Standby	Ι (Δ)		
				f = 1 MHz f = f _{max}		f = 1 MHz		f = f _{max}		Standby I _{SB2} (μA)	
	Min	Typ ^[5]	Max		Typ ^[5]	Max	Typ ^[5]	Max	Typ ^[5]	Max	
CY62167EV30LL	2.20	3.0	3.60	45	2.2	4.0	25	30	1.5	12	

Notes

- 1. The information related to 6 x 7 x 1 mm VFBGA package is preliminary.
- Ball H6 for the VFBGA package can be used to upgrade to a 32M density.
- NC pins are not connected on the die.
- The BYTE pin in the 48-TSOPI package has to be tied to V_{CC} to use the device as a 1M X 16 SRAM. The 48-TSOPI package can also be used as a 2M X 8 SRAM by tying the BYTE signal to V_{SS} . In the 2M x 8 configuration, Pin 45 is A20, while BHE, BLE and IO_8 to IO_{14} pins are not used. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC}(typ)$, $T_A = 25^{\circ}C$.

[+] Feedback



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Ambient Temperature with

Power Applied –55°C to + 125°C

Supply Voltage to Ground

Potential-0.3V to 3.9V V_{CC(max)} + 0.3V

DC Voltage Applied to Outputs in High Z State $^{[6,\ 7]}$-0.3V to 3.9V V $_{\rm CC(max)}$ + 0.3V

DC Input Voltage $^{[6,\ 7]}$ 0.3V to 3.9V ($V_{CC}(max) + 0.3V$
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	>2001V
Latch up Current	>200 mA

Operating Range

Device	Range	Ambient Temperature	V cc ^[8]
CY62167EV30LL	Industrial	-40°C to +85°C	2.2V to 3.6V

Electrical Characteristics

Over the Operating Range

	D		Conditions		45 n	s	Unit
Parameter	Description	Min	Typ ^[5]	Typ ^[5] Max			
V _{OH}	Output HIGH Voltage	2.2 ≤ V _{CC} ≤ 2.7	I _{OH} = -0.1 mA	2.0			V
		$2.7 \le V_{CC} \le 3.6$	I _{OH} = -1.0 mA	2.4			V
V_{OL}	Output LOW Voltage	2.2 ≤ V _{CC} ≤ 2.7	I _{OL} = 0.1 mA			0.4	V
		$2.7 \le V_{CC} \le 3.6$	I _{OL} = 2.1mA			0.4	V
V _{IH}	Input HIGH Voltage	2.2 ≤ V _{CC} ≤ 2.7		1.8		V _{CC} + 0.3V	V
		$2.7 \le V_{CC} \le 3.6$	$2.7 \le V_{CC} \le 3.6$			V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage	2.2 ≤ V _{CC} ≤ 2.7	-0.3		0.6	V	
		$2.7 \le V_{CC} \le 3.6$	For VFBGA package	-0.3		0.8	V
			For TSOP I package	-0.3		0.7 ^[9]	V
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$		-1		+1	μА
I _{OZ}	Output Leakage Current	$GND \leq V_O \leq V_CC,$	Output Disabled	-1		+1	μΑ
I _{CC}	V _{CC} Operating Supply	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = V_{CC}(max)$		25	30	mA
	Current	f = 1 MHz	I _{OUT} = 0 mA CMOS levels		2.2	4.0	mA
I _{SB1}	Automatic CE Power Down Current—CMOS Inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{V} \text{ or } \text{CE}_2 \le 0.2 \text{V}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V}, \text{V}_{\text{IN}} \le 0.2 \text{V},$ $\text{f} = \text{f}_{\text{MAX}} (\text{Address and Data Only}),$ $\text{f} = 0 (\text{OE}, \text{WE}, \text{BHE and BLE}), \text{V}_{\text{CC}} = 3.60 \text{V}$			1.5	12	μА
I _{SB2} ^[10]	Automatic CE Power Down Current—CMOS Inputs	$\overline{CE}_1 \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ $f = 0, V_{CC} = 3.60V$	or V _{IN} ≤ 0.2V,		1.5	12	μА

Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Description Test Conditions		Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

- N_{IL}(min) = -2.0V for pulse durations less than 20 ns.
 V_{IH}(max) = V_{CC} + 0.75V for pulse durations less than 20 ns.
 Full Device AC operation assumes a 100 μs ramp time from 0 to V_{CC} (min) and 200 μs wait time after V_{CC} stabilization.
 Under DC conditions the device meets a V_{IL} of 0.8V. However, in dynamic conditions Input LOW Voltage applied to the device must not be higher than 0.7V. This is applicable to TSOP I package only.
- 10. Only chip enables (CE₁ and CE₂), byte enables (BHE and BLE) and BYTE must be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.





Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	VFBGA (6 x 7 x 1mm)	VFBGA (6 x 8 x 1mm)	TSOP I	Unit
Θ_{JA}		Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	27.74	55	60	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case)		9.84	16	4.3	°C/W

AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT




Parameters	2.2V to 2.7V	2.7V to 3.6V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min Typ ^[5]				Unit
V_{DR}	V _{CC} for Data Retention			1.5			V
I _{CCDR} ^[10]	Data Retention Current	V_{CC} = 1.5V to 3.0V, $\overline{CE}_1 \ge V_{CC} - 0.2V$, $CE_2 \le 0.2V$, $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	-45ZXI (TSOP I)			8	μА
		$V_{CC} = 1.5V$, $\overline{CE}_1 \ge V_{CC} - 0.2V$, $CE_2 \le 0.2V$, $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	-45BAXI/ -45BVXI/ -45BVI (VFBGA)			10	μА
t _{CDR} ^[11]	Chip Deselect to Data Retention Time			0			ns
t _R ^[12]	Operation Recovery Time			t _{RC}			ns

Data Retention Waveform



- 11. Tested initially and after any design or process changes that may affect these parameters.
- 12. <u>Full device</u> operation requires linear V_{CC} ramp from V_{DR} to V_{CC}(min) ≥ 100 μs or stable at V_{CC}(min) ≥ 100 μs.

 13. <u>BHE</u>. <u>BLE</u> is the AND of both <u>BHE</u> and <u>BLE</u>. Deselect the chip by either disabling the chip enable signals or by disabling both <u>BHE</u> and <u>BLE</u>.

Document #: 38-05446 Rev. *D



Switching Characteristics

Over the Operating Range^[14, 15]

Davamatav	December -	45	ns	Unit
Parameter	Description	Min	Max	Unit
READ CYCLE		•	•	
t _{RC}	Read Cycle Time	45		ns
t _{AA}	Address to Data Valid		45	ns
t _{OHA}	Data Hold from Address Change	10		ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to Data Valid		45	ns
t _{DOE}	OE LOW to Data Valid		22	ns
t _{LZOE}	OE LOW to LOW Z ^[16]	5		ns
t _{HZOE}	OE HIGH to High Z ^[16, 17]		18	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low Z ^[16]	10		ns
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High Z ^[16, 17]		18	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to Power Up	0		ns
t _{PD}	CE ₁ HIGH and CE ₂ LOW to Power Down		45	ns
t _{DBE}	BLE / BHE LOW to Data Valid		45	ns
t _{LZBE}	BLE / BHE LOW to Low Z ^[16]	10		ns
t _{HZBE}	BLE / BHE HIGH to HIGH Z ^[16, 17]		18	ns
WRITE CYCLE ^{[18}	3]	-	•	1
t _{WC}	Write Cycle Time	45		ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to Write End	35		ns
t _{AW}	Address Setup to Write End	35		ns
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Setup to Write Start	0		ns
t _{PWE}	WE Pulse Width	35		ns
t _{BW}	BLE / BHE LOW to Write End	35		ns
t _{SD}	Data Setup to Write End	25		ns
t _{HD}	Data Hold from Write End	0		ns
t _{HZWE}	WE LOW to High-Z ^[16, 17]		18	ns
t _{LZWE}	WE HIGH to Low-Z ^[16]	10		ns

 ^{14.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 V/ns, timing reference levels of V_{CC}(typ)/2, input pulse levels of 0 to V_{CC}(typ), and output loading of the specified I_{OL}/I_{OH} as shown in "AC Test Loads and Waveforms" on page 4.
 15. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.

^{16.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZCE}, t_{HZDE}, and t_{HZWE} for any device.

17. t_{HZCE}, t_{HZDE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

18. The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.



Switching Waveforms

Figure 3 shows address transition controlled read cycle waveforms. [19, 20]

Figure 3. Read Cycle No. 1





Figure 4 shows $\overline{\text{OE}}$ controlled read cycle waveforms. [20, 21]

Figure 4. Read Cycle No. 2




- 19. The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$.
- 20. $\overline{\text{WE}}$ is HIGH for read cycle. 21. Address valid before or similar to $\overline{\text{CE}}_1$, $\overline{\text{BHE}}$, $\overline{\text{BLE}}$ transition LOW and $\overline{\text{CE}}_2$ transition HIGH.



Switching Waveforms (continued)

Figure 5 shows $\overline{\text{WE}}$ controlled write cycle waveforms.[18, 22, 23]

Figure 5. Write Cycle No. 1



Notes

22. Data IO is high impedance if $\overline{OE} = V_{IH}$.

23. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.

24. During this period the IOs are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 6 shows $\overline{\text{CE}}_1$ or CE_2 controlled write cycle waveforms. $^{[18,\ 22,\ 23]}$

Figure 6. Write Cycle No. 2





Figure 7 shows $\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW write cycle waveforms.^[23]

Figure 7. Write Cycle No. 3




Document #: 38-05446 Rev. *D



Switching Waveforms (continued)

Figure 8 shows $\overline{\rm BHE/BLE}$ controlled, $\overline{\rm OE}$ LOW write cycle waveforms. [23]

Figure 8. Write Cycle No. 4



Truth Table

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Χ	Х	Х	High Z	Deselect / Power Down	Standby (I _{SB})
Х	L	Х	Χ	Х	Х	High Z	Deselect / Power Down	Standby (I _{SB})
Х	Х	Х	Χ	Н	Н	High Z	Deselect / Power Down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (IO ₀ –IO ₁₅)	Read	Active (I _{CC})
L	Н	Η	L	Н	L	Data Out (IO ₀ –IO ₇); High Z (IO ₈ –IO ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	High Z (IO ₀ –IO ₇); Data Out (IO ₈ –IO ₁₅)	Read	Active (I _{CC})
L	Н	Ι	Ι	L	Н	High Z	Output Disabled	Active (I _{CC})
L	Н	Ι	Ι	Н	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Ι	Ι	L	L	High Z	Output Disabled	Active (I _{CC})
L	Н	L	Χ	L	L	Data In (IO ₀ –IO ₁₅)	Write	Active (I _{CC})
L	Н	L	X	Н	L	Data In (IO ₀ –IO ₇); High Z (IO ₈ –IO ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	High Z (IO ₀ –IO ₇); Data In (IO ₈ –IO ₁₅)	Write	Active (I _{CC})




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62167EV30LL-45BAXI	001-13297	48-ball VFBGA (6 x 7 x 1 mm) (Pb-free)	Industrial
	CY62167EV30LL-45BVI	51-85150	48-ball VFBGA (6 x 8 x 1 mm)	
	CY62167EV30LL-45BVXI	51-85150	48-ball VFBGA (6 x 8 x 1 mm) (Pb-free)	
	CY62167EV30LL-45ZXI	51-85183	48-pin TSOP I (Pb-free)	

Package Diagrams

Figure 9. 48-Ball VFBGA (6 x 7 x 1 mm), 001-13297



NOTES:


- 1. ALL DIMENSION ARE IN MM [MAX/MIN] 2. JEDEC REFERENCE: MO-216 3. PACKAGE WEIGHT: 0.03g


001-13297-*A




Package Diagrams (continued)

Figure 10. 48-Ball VFBGA (6 x 8 x 1 mm), 51-85150








51-85150-*D



Package Diagrams (continued)

Figure 11. 48-Pin TSOP I (12 mm x 18.4 mm x 1.0 mm), 51-85183



51-85183-*A

[+] Feedback



Document History Page

	nt Title: CY62 nt Number: 3		BL [®] 16-Mbit	(1M x 16 / 2M x 8) Static RAM
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	202600	01/23/04	AJU	New Data Sheet
*A	463674	See ECN	NXR	Converted from Advance Information to Preliminary Removed 'L' bin and 35 ns speed bin from product offering Modified Data sheet to include x8 configurability. Changed ball E3 in FBGA pinout from DNU to NC Changed the $I_{\rm SB2(Typ)}$ value from 1.3 μA to 1.5 μA Changed the $I_{\rm CC(Max)}$ value from 40 mA to 25 mA Changed Vcc stabilization time in footnote #9 from 100 μs to 200 μs Changed the AC Test Load Capacitance value from 50 pF to 30 pF Corrected typo in Data Retention Characteristics (tR) from 100 μs to tRC ns Changed $t_{\rm CDE}$, $t_{\rm LZDE}$, and $t_{\rm LZWE}$ from 6 ns to 10 ns Changed $t_{\rm LZOE}$ from 3 ns to 5 ns. Changed $t_{\rm HZOE}$, $t_{\rm HZDE}$, and $t_{\rm HZWE}$ from 15 ns to 18 ns Changed $t_{\rm SCE}$, $t_{\rm AW}$, and $t_{\rm BW}$ from 40 ns to 35 ns Changed $t_{\rm SD}$ from 20 ns to 25 ns Updated 48 ball FBGA Package Information. Updated the Ordering Information table
*B	469169	See ECN	NSI	Minor Change: Moved to external web
*C	1130323	See ECN	VKN	Converted from preliminary to final Changed I_{CC} max spec from 2.8 mA to 4.0 mA for f=1MHz Changed I_{CC} typ spec from 22 mA to 25 mA for f=f _{max} Changed I_{CC} max spec from 25 mA to 30 mA for f=f _{max} Added V_{IL} spec for TSOP I package and footnote# 9 Added footnote# 10 related to I_{SB2} and I_{CCDR} Changed I_{SB1} and I_{SB2} spec from 8.5 μ A to 12 μ A Changed I_{CCDR} spec from 8 μ A to 10 μ A Added footnote# 15 related to AC timing parameters
*D	1323984	See ECN	VKN/AESA	Modified I _{CCDR} spec for TSOP I package Added 48-Ball VFBGA (6 x 7 x 1mm) package Added footnote# 1 related to VFBGA (6 x 7 x 1mm) package Updated Ordering Information table

© Cypress Semiconductor Corporation, 2004-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05446 Rev. *D

Revised September 14, 2007

Page 13 of 13

MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.