

COP472-3 Liquid Crystal Display Controller

Absolute Maximum Ratings

Voltage at CS, DI, SK pins

-0.3V to +9.5V

Storage Temperature Lead Temp. (Soldering, 10 Seconds)

-65°C to +150°C 300°C

DC Electrical Characteristics

GND = 0V, V_{DD} = 3.0V to 5.5V, T_A = 0°C to 70°C (depends on display characteristics)

Parameter	Conditions	Min	Max	Unit
Power Supply Voltage, V _{DD}		3.0	5.5	Volts
Power Supply Current, I _{DD} (Note 1)	V _{DD} =5.5V		250	μA
	V _{DD} =3V		100	μA
Input Levels				
DI, SK, CS				
V _{IL}			0.8	Volte
VIH		0.7 V _{DD}	9.5	Volt
BPA (as Osc. in)				
V _{IL}			0.6	Volt
V _{IH}		V _{DD} -0.6	V _{DD}	Volt
Output Levels, BPC (as Osc. Out)				
V _{OL}			0.4	Volt
V _{OH}		V _{DD} -0.4	V _{DD}	Volt
Backplane Outputs (BPA, BPB, BPC)				
V _{BPA, BPB, BPC} ON	During	$V_{DD} - \Delta V$	V _{DD}	Volt
V _{BPA, BPB, BPC} OFF	BP+ Time	$\frac{1}{3}V_{DD}-\Delta V$	$\frac{1}{3}V_{DD}+\Delta V$	Volt
V _{BPA, BPB, BPC} ON	During	0	ΔV	Volt
V _{BPA, BPB, BPC} OFF	BP ⁻ Time	$^{2}/_{3}V_{DD}-\Delta V$	$2/_{3}V_{DD}+\Delta V$	Volt
Segment Outputs (SA ₁ \sim SA ₄)				
V _{SEG} ON	During	0	ΔV	Volte
V _{SEG} OFF	BP+ Time	$2/_{3}V_{DD}-\Delta V$	$^{2}/_{3}$ V _{DD} + Δ V	Volt
V _{SEG} ON	During	$V_{DD} - \Delta V$	V _{DD}	Volt
V _{SEG} OFF	BP ⁻ Time	$\frac{1}{3}V_{DD}-\Delta V$	$\frac{1}{3}V_{DD}+\Delta V$	Volt
Internal Oscillator Frequency		15	80	kHz
Frame Time (Int. Osc. ÷ 192)		2.4	12.8	ms
Scan Frequency (1/T _{SCAN})		39	208	Hz
SK Clock Frequency		4	250	kHz
SK Width		1.7		μs
DI				
Data Setup, t _{SETUP}		1.0		μs
Data Hold, t _{HOLD}		100		ns
CS				
t _{SETUP}		1.0		μs
t _{HOLD}		1.0		μs
Output Loading Capacitance			100	pF
ote 1: Power supply current is measured in stand-alor	ne mode with all outputs ope	en and all inputs at VDD.		

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Voltage at CS, DI, SK Pins -0.3V to +9.5V


Voltage at All Other Pins -0.3V to $V_{\mbox{\scriptsize DD}}\!+\!0.3V$ -40°C to +85°C Operating Temperature Range

Storage Temperature Lead Temperature (Soldering, 10 seconds) -65° C to $+150^{\circ}$ C

300°C

DC Electrical Characteristics 1000 1-~ • • • • 01/11/ 2 0\/ to E E\/ T

Parameter	Conditions	Min	Мах	Units	
Power Supply Voltage, V _{DD}		3.0	5.5	Volts	
Power Supply Current, I _{DD} (Note 1)	V _{DD} =5.5V		300	μΑ	
	V _{DD} =3V		120	μΑ	
Input Levels					
DI, SK, CS					
VIL			0.8	Volts	
V _{IH}		0.7 V _{DD}	9.5	Volts	
BPA (as Osc. In)					
VIL			0.6	Volts	
V _{IH}		V _{DD} -0.6	V _{DD}	Volts	
Output Levels, BPC (as Osc. Out)					
V _{OL}			0.4	Volts	
V _{OH}		V _{DD} -0.4	V _{DD}	Volts	
Backplane Outputs (BPA, BPB, BPC)					
V _{BPA, BPB, BPC} ON	During	$V_{DD} - \Delta V$	V _{DD}	Volts	
V _{BPA, BPB, BPC} OFF	BP+ Time	$1/_{3}V_{DD}-\Delta V$	$\frac{1}{3}V_{DD}+\Delta V$	Volts	
V _{BPA, BPB, BPC} ON	During	0	ΔV	Volts	
V _{BPA, BPB, BPC} OFF	BP ⁻ Time	$^{2}/_{3}V_{DD}-\Delta V$	$^{2}/_{3}V_{DD}+\Delta V$	Volts	
Segment Outputs (SA ₁ \sim SA ₄)					
V _{SEG} ON	During	0	ΔV	Volts	
V _{SEG} OFF	BP+ Time	$^{2}/_{3}V_{DD}-\Delta V$	$^{2}/_{3}V_{DD}+\Delta V$	Volts	
V _{SEG} ON	During	$V_{DD} - \Delta V$	V _{DD}	Volts	
V _{SEG} OFF	BP ⁻ Time	$\frac{1}{3}V_{DD}-\Delta V$	$\frac{1}{3}V_{DD}+\Delta V$	Volts	
Internal Oscillator Frequency		15	80	kHz	
Frame Time (Int. Osc. ÷ 192)		2.4	12.8	ms	
Scan Frequency (1/T _{SCAN})		39	208	Hz	
SK Clock Frequency		4	250	kHz	
SK Width		1.7		μs	
DI					
Data Setup, t _{SETUP}		1.0		μs	
Data Hold, t _{HOLD}		100		ns	
CS					
t _{SETUP}		1.0		μs	
^t HOLD		1.0		μs	
Output Loading Capacitance			100	pF	
te 1: Power supply current is measured in stand-alone	mode with all outputs open	and all inputs at Van			



Functional Description

The COP472-3 drives 36 bits of display information organized as twelve segments and three backplanes. The COP472-3 requires 40 information bits: 36 data and 4 control. The function of each control bit is described below. Display information format is a function of the LCD interconnections. A typical segment/backplane configuration is illustrated in *Figure 5*, with this configuration the COP472-3 will drive 4 digits of 9 segments.

To adapt the COP472-3 to any LCD display configuration, the segment/backplane multiplex scheme is illustrated in Table I.

Two or more COP472-3 chips can be cascaded to drive additional segments. There is no limit to the number of COP472-3's that can be used as long as the output loading capacitance does not exceed specification.

TABLE I. COP472-3 Segment/Backplane Multiplex Scheme

Bit Number	Segment, Backplane		Data to eric Display
1	SA1, BPC	SH	
2	SB1, BPB	SG	
3	SC1, BPA	SF	
4	SC1, BPB	SE	
5	SB1, BPC	SD	Digit 1
6	SA1, BPB	SC	
7	SA1, BPA	SB	
8	SB1, BPA	SA	
9	SA2, BPC	SH	
10	SB2, BPB	SG	
11	SC2, BPA	SF	
12	SC2, BPB	SE	Digit 2
13	SB2, BPC	SD	0
14	SA2, BPB	SC	
15 16	SA2, BPA SB2, BPA	SB SA	
17	SA3, BPC	SH	
18	SB3, BPB	SG	
19	SC3, BPA	SF	
20	SC3, BPB	SE	
21	SB3, BPC	SD	Digit 3
22	SA3, BPB	SC	
23	SA3, BPA	SB	
24	SB3, BPA	SA	
25	SA4, BPC	SH	
26	SB4, BPB	SG	
27	SC4, BPA	SF	
28	SC4, BPB	SE	Digit 4
29	SB4, BPC	SD	Digit
30	SA4, BPB	SC	
31	SA4, BPA	SB	
32	SB4, BPA	SA	
33	SC1, BPC	SPA	Digit 1
34	SC2, BPC	SP2	Digit 2
35	SC3, BPC	SP3	Digit 3
36	SC4, BPC	SP4	Digit 4
37	not used		
38	Q6		
39	Q7		
40	SYNC		

SEGMENT DATA BITS

Data is loaded in serially, in sets of eight bits. Each set of segment data is in the following format:

SA SB SC	SD SE	SF	SG	SH
----------	-------	----	----	----

Data is shifted into an eight bit shift register. The first bit of the data is for segment H, digit 1. The eighth bit is segment A, digit 1. A set of eight bits is shifted in and then loaded into the digit one latches. The second set of 8 bits is loaded into digit two latches. The third set into digit three latches, and the fourth set is loaded into digit four latches.

CONTROL BITS

5

The fifth set of 8 data bits contains special segment data and control data in the following format:

SYNC Q7 Q6 X SP4 SP3 SP2	SP1
--------------------------	-----


The first four bits shifted in contain the special character segment data. The fifth bit is not used. The sixth and seventh bits program the COP472-3 as a stand alone LCD driver or as a master or slave for cascading COP472-3's. BPC of the master is connected to BPA of each slave. The following table summarizes the function of bits six and seven:


Q7	Q6	Function	BPC Output	BPA Output
1	1	Slave	Backplane Output	Oscillator Input
0	1	Stand Alone	Backplane Output	Backplane Output
1	0	Not Used	Internal Osc. Output	Oscillator Input
0	0	Master	Internal Osc. Output	Backplane Output

The eighth bit is used to synchronize two COP472-3's to drive an 81_2 -digit display.

LOADING SEQUENCE TO DRIVE A 41/₂-DIGIT DISPLAY Steps: 1. Turn CE low. 2. Clock in 8 bits of data for digit 1. 3. Clock in 8 bits of data for digit 2. 4. Clock in 8 bits of data for digit 3. 5. Clock in 8 bits of data for digit 4. 6. Clock in 8 bits of data for special segment and control function of BPC and BPA. 0 0 1 1 SP4 SP3 SP2 SP1 7. Turn CS high. Note: CS may be turned high after any step. For example to load only 2 digits of data, do steps 1, 2, 3, and 7. CS must make a high to low transition before loading data in order to reset internal counters. LOADING SEQUENCE TO DRIVE AN 8½-DIGIT DISPLAY	V _{CC} 4 ^{1/2} DIGIT LCD S0 SK COP800 SK C
 Two or more COP472-3's may be connected together to drive additional segments. An eight digit multiplexed display is shown in <i>Figure 7</i>. The following is the loading sequence to drive an eight digit display using two COP472-3's. The right chip is the master and the left the slave. Steps: 1. Turn CS low on both COP472-3's. 	GND DO GND DO
 Shift in 32 bits of data for the slave's four digits. Shift in 4 bits of special segment data: a zero and three ones. 1 1 0 SP4 SP3 SP2 SP1 This synchronizes both the chips and BPA is oscillator input. Both chips are now stopped. Turn CS high to both chips. Turn CS low to master COP472-3. Shift in 32 bits of data for the master's 4 digits. Shift in four bits of special segment data, a one and three zeros. 0 0 1 SP4 SP3 SP2 SP1 This sets the master COP472-3 to BPA as a normal backplane output and BPC as oscillator output. Now both the chips start and run off the same oscillator. Turn CS high. The chips are now synchronized and driving 8 digits of display. To load new data simply load each chip separately in the normal manner, keeping the correct status bits to each COP472-3 (0110 or 0001).	Vcc 12 <t< td=""></t<>
http://www.national.com	6

Downloaded from Elcodis.com electronic components distributor





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications