Features

- High-performance, Low-power AVR® 8-bit Microcontroller
- RISC Architecture
 - 118 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
- Data and Non-volatile Program Memory
 - 2K Bytes of In-System Programmable Program Memory Flash Endurance: 10,000 Write/Erase Cycles
 - 128 Bytes of In-System Programmable EEPROM Endurance: 100,000 Write/Erase Cycles
 - 128 Bytes Internal SRAM
 - Programming Lock for Flash Program and EEPROM Data Security
- Peripheral Features
 - 8-bit Timer/Counter with Separate Prescaler
 - 8-bit High-speed Timer with Separate Prescaler
 - 2 High Frequency PWM Outputs with Separate Output Compare Registers Non-overlapping Inverted PWM Output Pins
 - Universal Serial Interface with Start Condition Detector
 - 10-bit ADC
 - 11 Single Ended Channels
 - 8 Differential ADC Channels
 - 7 Differential ADC Channel Pairs with Programmable Gain (1x, 20x)
 - On-chip Analog Comparator
 - External Interrupt
 - Pin Change Interrupt on 11 Pins
 - Programmable Watchdog Timer with Separate On-chip Oscillator
- Special Microcontroller Features
 - Low Power Idle, Noise Reduction, and Power-down Modes
 - Power-on Reset and Programmable Brown-out Detection
 - External and Internal Interrupt Sources
 - In-System Programmable via SPI Port
 - Internal Calibrated RC Oscillator
- I/O and Packages
 - 20-lead PDIP/SOIC: 16 Programmable I/O Lines
 - 32-lead QFN/MLF: 16 programmable I/O Lines
- Operating Voltages
 - 2.7V 5.5V for ATtiny26L
 - 4.5V 5.5V for ATtiny26
- Speed Grades
 - 0 8 MHz for ATtiny26L
 - 0 16 MHz for ATtiny26
- Power Consumption at 1 MHz, 3V and 25°C for ATtiny26L
 - Active 16 MHz, 5V and 25°C: Typ 15 mA
 - Active 1 MHz, 3V and 25°C: 0.70 mA
 - Idle Mode 1 MHz, 3V and 25°C: 0.18 mA
 - Power-down Mode: < 1 μA



8-bit **AVR**® Microcontroller with 2K Bytes Flash


ATtiny26 ATtiny26L


Summary





Pin Configuration





Note: The bottom pad under the QFN/MLF package should be soldered to ground.

Description

The ATtiny26(L) is a low-power CMOS 8-bit microcontroller based on the *AVR* enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny26(L) achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers. The ATtiny26(L) has a high precision ADC with up to 11 single ended channels and 8 differential channels. Seven differential channels have an optional gain of 20x. Four out of the seven differential channels, which have the optional gain, can be used at the same time. The ATtiny26(L) also has a high frequency 8-bit PWM module with two independent outputs. Two of the PWM outputs have inverted non-overlapping output pins ideal for synchronous rectification. The Universal Serial Interface of the ATtiny26(L) allows efficient software implementation of TWI (Two-wire Serial Interface) or SM-bus interface. These features allow for highly integrated battery charger and lighting ballast applications, low-end thermostats, and firedetectors, among other applications.

The ATtiny26(L) provides 2K bytes of Flash, 128 bytes EEPROM, 128 bytes SRAM, up to 16 general purpose I/O lines, 32 general purpose working registers, two 8-bit Timer/Counters, one with PWM outputs, internal and external Oscillators, internal and external interrupts, programmable Watchdog Timer, 11-channel, 10-bit Analog to Digital Converter with two differential voltage input gain stages, and four software selectable power saving modes. The Idle mode stops the CPU while allowing the Timer/Counters and interrupt system to continue functioning. The ATtiny26(L) also has a dedicated ADC Noise Reduction mode for reducing the noise in ADC conversion. In this sleep mode, only the ADC is functioning. The Power-down mode saves the register contents but freezes the oscillators, disabling all other chip functions until the next interrupt or hardware reset. The Standby mode is the same as the Power-down mode, but external oscillators are enabled. The wakeup or interrupt on pin change features enable the ATtiny26(L) to be highly responsive to external events, still featuring the lowest power consumption while in the Power-down mode.

The device is manufactured using Atmel's high density non-volatile memory technology. By combining an enhanced RISC 8-bit CPU with Flash on a monolithic chip, the ATtiny26(L) is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.


The ATtiny26(L) AVR is supported with a full suite of program and system development tools including: Macro assemblers, program debugger/simulators, In-circuit emulators, and evaluation kits.





Block Diagram

Figure 1. The ATtiny26(L) Block Diagram



Pin Descriptions

VCC Digital supply voltage pin.

GND Digital ground pin.

AVCC is the supply voltage pin for Port A and the A/D Converter (ADC). It should be

externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter. See page 96 for details on operating of the

ADC.

Port A (PA7..PA0) Port A is an 8-bit general purpose I/O port. PA7..PA0 are all I/O pins that can provide

internal pull-ups (selected for each bit). Port A has alternate functions as analog inputs for the ADC and analog comparator and pin change interrupt as described in "Alternate

Port Functions" on page 48.

Port B (PB7..PB0) Port B is an 8-bit general purpose I/O port. PB6..0 are all I/O pins that can provide inter-

nal pull-ups (selected for each bit). PB7 is an I/O pin if not used as the reset. To use pin PB7 as an I/O pin, instead of RESET pin, program ("0") RSTDISBL Fuse. Port B has alternate functions for the ADC, clocking, timer counters, USI, SPI programming, and

pin change interrupt as described in "Alternate Port Functions" on page 48.

An External Reset is generated by a low level on the PB7/RESET pin. Reset pulses longer than 50 ns will generate a reset, even if the clock is not running. Shorter pulses

onger than 50 hs will generate a reset, even if the clock is not running.

are not guaranteed to generate a reset.

XTAL1 Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2 Output from the inverting oscillator amplifier.





Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

About Code Examples

This datasheet contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.





Register Summary

SP (SP)	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
SEC 865 Reserved SP	\$3F (\$5F)	SREG	ı	Т	Н	S	V	N	Z	С	11
SEC (SEC) Reserved SEC (SEC) Reserved SEC (SEC) RESERVED RESERV	1 /	Reserved			•		•		•		
SSB (SSB)	\$3D (\$5D)	SP	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
SSA (SSA)	\$3C (\$5C)	Reserved									
\$39,859 TMSK	\$3B (\$5B)	GIMSK	-	INT0	PCIE1	PCIE0	-	-	-	-	60
\$38 (\$89)			-			-	-			-	
SS (557) Reserved		+	-		1	-	-			-	
Section Sect			-	OCF1A	OCF1B	-	-	TOV1	TOV0	-	62
SSS (SSS) MCUCR PUD SE SM1 SM0 SSC ISCO 38											
SSJ (854) MUUSR	1 1	+		I BUD	05	0144	0140	I	10004	10000	00
S32 (S52) TCNTD			-	PUD							
SSE SSE TONTO	. ,		-	-							
\$30 (850) OSCOAL COM140			-	-	-			0302	C301	0300	
SSO (SSO)	• • • • • • • • • • • • • • • • • • • •										
SEP (SEP)			COM1A1	COM1A0	COM1B1			FOC1B	PWM1A	PWM1B	
SEC (SEE)						-					
SZO (SEC)	` '				I.	Timer/Cou					
S28 (549)	` '				Timer/Co			r A (8-Bit)			
S26 (S4A) Reserved	1 1	OCR1B			Timer/Co	ounter1 Output C	compare Registe	r B (8-Bit)			75
S20 (649)	\$2B (\$4B)	OCR1C			Timer/Co	ounter1 Output C	Compare Registe	r C (8-Bit)			75
\$20 (849) Reserved \$27 (847) Reserved \$27 (847) Reserved \$28 (849) Res	\$2A (\$4A)	Reserved				-					
S27 (S47) Reserved	\$29 (\$49)	PLLCSR	-	-	-	-	-	PCKE	PLLE	PLOCK	
S26 (545) Reserved	\$28 (\$48)	Reserved									
S22 (545) Reserved	\$27 (\$47)	Reserved									
\$24 (\$44)	\$26 (\$46)	Reserved									
S22 (542) Reserved	\$25 (\$45)	Reserved									
S22 (S42) Reserved S21 (S41) WDCR S20 (S40) Reserved S21 (S41) WDCR S20 (S40) Reserved S21 (S41) Reserved S22 (S42) Reserved S23 (S40) Reserved S24 (S41) Reserved S24 (S41) S24 (S42) Reserved S25 (S40) Rese		+									
\$21 (\$41)	• • • • • • • • • • • • • • • • • • • •										
S20 (S40) Reserved S1F (S3F) Reserved	· '			1	ı			I			
S1F (S3F) Reserved		+	-	-	-	WDCE	WDE	WDP2	WDP1	WDP0	80
S1E (S3E)	• • • • • • • • • • • • • • • • • • • •										
STD (SSD) EEDR				FEADO	FEARE	EEAD4	FEADO	FFARO	EEAD1	FFARO	10
S1C (S3C)			-	EEANO	EEANS			EEAN2	EEANI	EEARU	
\$18 (\$38)			_	_	_	-		FEMWE	FEWE	FERE	
\$14 (\$34) DDRA DDR7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 \$19 (\$39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 \$18 (\$39) PORTB PORTB7 PORTB6 PORTB5 PORTB6 PORTB5 PORTB4 PORTB2 PORTB1 PORTB0 PORTB0 \$17 (\$377) DDRB DDB7 DDB6 DDB5 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 \$15 (\$35) Reserved \$14 (\$34) Reserved \$14 (\$34) Reserved \$18 (\$33) Reserved \$18 (\$33) Reserved \$11 (\$31) Reserved \$11 (\$31) Reserved \$11 (\$31) Reserved \$10 (\$30) Reserved \$10 (\$30) Reserved \$10 (\$30) Reserved \$10 (\$30) Reserved \$30 (\$2E) USIDR USIDE USIDE USIDE USIDE USINF USIDE USINF1 USIDE USINT1 USICNT0 83 \$30 (\$2E) Reserved \$			PORTA7	PORTA6		PORTA4					20
\$19 (\$39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 (\$18 (\$38) PORTB PORTB1 PORTB1 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 (\$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 (\$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 (\$15 (\$35) Reserved (\$14 (\$34) Reserved (\$14 (\$34) Reserved (\$15 (\$33) Reserved (\$13 (\$33) Reserved (\$11 (\$33) Reserved (\$11 (\$31) Reserved (\$310 (\$30) Reserved (\$310 (\$31		+									
\$18 (\$38)											
\$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 \$15 (\$35) Reserved \$14 (\$34) Reserved \$13 (\$33) Reserved \$12 (\$32) Reserved \$11 (\$31) Reserved \$11 (\$31) Reserved \$10 (\$30) Reserved \$10 (\$30) Reserved \$06 (\$2F) USIDR Universal Serial Interface Data Register (8-Bit) \$07 (\$2F) USIDR USIGR USIGIF USIOF USIPF USIDC USICNT3 USICNT2 USICNT1 USICNT0 83 \$08 (\$2E) USIGR USISIE USIOIE USIWM1 USIWM0 USICS1 USICS0 USICLK USITC 84 \$00 (\$2C) Reserved \$08 (\$2B) Reserved \$08 (\$2B) Reserved \$08 (\$2B) Reserved \$08 (\$2B) Reserved \$09 (\$29) Reserved \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACME ACIS1 ACIS0 93 \$07 (\$27) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 103 \$08 (\$2E) ADCSR ADEN ADSC ADFR ADIE ADPS2 ADPS1 ADPS0 105 \$05 (\$25) ADCH ADCL ADC Data Register High Byte 106 \$04 (\$24) ADCL ADC Data Register Low Byte 106		PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	
\$15 (\$35) Reserved \$14 (\$34) Reserved \$13 (\$33) Reserved \$12 (\$32) Reserved \$11 (\$31) Reserved \$11 (\$31) Reserved \$10 (\$30) Reserved \$10 (\$30) Reserved \$06 (\$2F) USIDR \$10 Universal Serial Interface Data Register (8-Bit) \$10 (\$30) Reserved \$10 (\$30) Reserved \$10 (\$30) Reserved \$10 (\$30) USICR \$10 (\$30) USICR \$10 (\$30) USICR \$11 (\$31) USIDR \$11 (\$31) USIDR \$11 (\$31) USIDR \$12 (\$32) USIDR \$13 (\$32) USIDR \$14 (\$32) USIDR \$15 (\$32) USIDR \$15 (\$32) USICR \$16 (\$32) USICR \$17 (\$32) USICR \$18 (\$32) USICR \$30 (\$32) USICR \$30 (\$32) Reserved \$30 (\$32	\$17 (\$37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	
\$14 (\$34) Reserved \$13 (\$33) Reserved \$12 (\$32) Reserved \$11 (\$31) Reserved \$11 (\$31) Reserved \$11 (\$31) Reserved \$10 (\$30) Reserved \$510 (\$30) Reserved \$510 (\$30) Reserved \$510 (\$32) USIDR Universal Serial Interface Data Register (8-Bit) \$30 (\$2E) USISR USISIF USIOIF USIPF USIDC USICNT3 USICNT2 USICNT1 USICNT0 \$30 (\$2E) USICR USISIE USIOIE USIWM1 USIWM0 USICS1 USICS0 USICLK USITC \$44 \$500 (\$2C) Reserved \$508 (\$2B) Reserved \$508 (\$2B) Reserved \$508 (\$2B) Reserved \$509 (\$29) Reserved \$508 (\$28) ACSR ACD ACBG ACO ACI ACIE ACME ACIS1 ACIS0 93 \$507 (\$27) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 103 \$506 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 105 \$555 (\$25) ADCH ADCL ADC BESIDE LOW Byte \$504 (\$24) ADCL ADC Data Register Low Byte \$505 (\$24) ADC Data Register Low Byte	\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	
\$13 (\$33)	\$15 (\$35)	Reserved									
\$12 (\$32) Reserved \$11 (\$31) Reserved \$10 (\$30) Reserved \$10 (\$30) Reserved \$0F (\$2F) USIDR USIDR USISIF USIOIF USIPF USIDC USICNT3 USICNT2 USICNT1 USICNT0 83 \$0D (\$2E) USICR USISIE USIOIE USIWM1 USIWM0 USICS1 USICS0 USICLK USITC 84 \$0C (\$2C) Reserved \$0B (\$2B) Reserved \$0A (\$2A) Reserved \$09 (\$29) Reserved \$09 (\$29) Reserved \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACME ACIS1 ACIS0 93 \$07 (\$27) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 103 \$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 106 \$05 (\$25) ADCH ADCL ADC Data Register Low Byte 106 \$04 (\$24) ADCL ADC Data Register Low Byte 106											
\$11 (\$31) Reserved \$10 (\$30) Res											
\$10 (\$30) Reserved											
SOF (\$2F)											
\$0E (\$2E)						10	D-t- D II	(0. Dit)			00
\$0D (\$2D) USICR USISIE USIOIE USIWM1 USIWM0 USICS1 USICS0 USICLK USITC 84 \$0C (\$2C) Reserved \$0B (\$2)B Reserved \$0A (\$2A) Reserved \$09 (\$29) Reserved \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACME ACIS1 ACIS0 93 \$07 (\$27) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 103 \$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 105 \$05 (\$25) ADCH ADCL ADC			HOICE	LIGICIE		1	1		HOLONITA	LICIONITO	
\$0C (\$2C) Reserved \$0B (\$2)B Reserved \$0A (\$2A) Reserved \$0B (\$2P) REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 103 \$0B (\$2P) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 105 \$0B (\$2P) ADCH ADC Data Register High Byte \$0B (\$2P) ADCH ADC Data Register Low Byte \$0B (\$2P) ADCH ADCH ADC Data Register Low Byte \$0B (\$2P) ADCH ADCH ADCH ADCH ADCH ADCH ADCH ADCH											
\$0B (\$2)B Reserved \$0A (\$2A) Reserved \$09 (\$29) Reserved \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACME ACIS1 ACIS0 93 \$07 (\$27) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 103 \$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 105 \$05 (\$25) ADCH ADCL ADC Data Register High Byte 106 \$04 (\$24) ADCL ADC Data Register Low Byte 106 Reserved			USISIE	USIUIE	USIWM1	OPIMMO	051051	USIUS0	USICLK	USITC	84
\$0A (\$2A) Reserved \$09 (\$29) Reserved \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACME ACIS1 ACIS0 93 \$07 (\$27) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 103 \$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 105 \$05 (\$25) ADCH ADCL ADC Data Register High Byte 106 \$04 (\$24) ADCL ADC Data Register Low Byte 106 Reserved											
\$09 (\$29) Reserved \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACME ACIS1 ACIS0 93 \$07 (\$27) ADMUX REF\$1 REF\$0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 103 \$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADP\$2 ADP\$1 ADP\$0 105 \$05 (\$25) ADCH ADCL ADC Data Register High Byte 106 \$04 (\$24) ADCL ADC Data Register Low Byte 106											
\$08 (\$28)											
\$07 (\$27) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 103 \$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 105 \$05 (\$25) ADCH ADC Data Register High Byte 106 \$04 (\$24) ADCL ADC Data Register Low Byte 106 Reserved			ACD	ACBG	ACO	ACI	ACIE	ACME	ACIS1	ACIS0	93
\$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 105 \$05 (\$25) ADCH ADC Data Register High Byte 106 \$04 (\$24) ADCL ADC Data Register Low Byte 106 Reserved											
\$05 (\$25) ADCH ADC Data Register High Byte 106 \$04 (\$24) ADCL ADC Data Register Low Byte 106 Reserved 106											
\$04 (\$24) ADCL ADC Data Register Low Byte 106 Reserved					•						
Reserved							, ,				
\$00 (\$20) Reserved											
	\$00 (\$20)	Reserved									

Instruction Set Summary

Mnemonic	Operands	Description	Operation	Flags	# Clocks
ARITHMETIC AND	LOGIC INSTRUCTION	S		•	•
ADD	Rd, Rr	Add Two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry Two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl, K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract Two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry Two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl, K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	Rd ← Rd ⊕ Rr	Z,N,V	1
COM	Rd	One's Complement	Rd ← \$FF - Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 - Rd	Z,C,N,V,H	1
SBR	Rd, K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd, K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd - 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← \$FF	Z,N,V None	1
BRANCH INSTRU		Set negister	nu ← \$FF	None	ı
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP	N.	·	PC ← Z	None	2
RCALL	k	Indirect Jump to (Z) Relative Subroutine Call	PC ← Z PC ← PC + k + 1	None	3
ICALL	K		PC ← PC + K + 1		3
		Indirect Call to (Z)		None	4
RET		Subroutine Return	PC ← STACK	None	
RETI	D. I. D.	Interrupt Return	PC ← STACK	1	4
CPSE	Rd, Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
СР	Rd, Rr	Compare	Rd - Rr	Z,N,V,C,H	1
CPC	Rd, Rr	Compare with Carry	Rd - Rr - C	Z,N,V,C,H	1
CPI	Rd, K	Compare Register with Immediate	Rd - K	Z,N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b) = 1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b) = 1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if $(N = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less than Zero, Signed	if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half-carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half-carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T-flag Set	if $(T = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T-flag Cleared	if $(T = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if $(V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
		· ·	<u> </u>		
DATA TRANSFER			Rd ← Rr	None	1
MOV	Rd, Rr	Move between Registers	110 — 111	None	
MOV	,				-
MOV LDI	Rd, K	Load Immediate	Rd ← K	None	1
MOV	,				-





Instruction Set Summary

Mnemonic	Operands	Description	Operation	Flags	# Clocks
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-inc.	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	2
LD	Rd, -Z	Load Indirect and Pre-dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	-X, Rr	Store Indirect and Pre-dec.	$X \leftarrow X - 1$, $(X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	-Y, Rr	Store Indirect and Pre-dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q, Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q, Rr	Store Indirect with Displacement	$(Z+q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM	.,	Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd ← (Z)	None	3
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
BIT AND BIT-TES		1 op Hogister nom Otton	rid Comon	140110	
SBI	P, b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P, b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Eert Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n = 06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	S	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear		SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$SREG(s) \leftarrow 0$ $T \leftarrow Rr(b)$	T	1
		-			
BLD	Rd, b	Bit Load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	C	1
CLC		Clear Carry	C ← 0		1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1←1	1	1
CLI		Global Interrupt Disable	1 ← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Two's Complement Overflow	V ← 1	V	1
CLV		Clear Two's Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half-carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half-carry Flag in SREG	H ← 0	Н	1
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1

Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package ⁽¹⁾	Operational Range
		ATtiny26L-8PC	20P3	Commoraial
		ATtiny26L-8SC	20S	Commercial (0°C to 70°C)
		ATtiny26L-8MC	32M1-A	(0 0 10 70 0)
		ATtiny26L-8PI	20P3	
8	2.7 - 5.5V	ATtiny26L-8SI	20S	
		ATtiny26L-8MI	32M1-A	Industrial
		ATtiny26L-8PU ⁽²⁾	20P3	(-40°C to 85°C)
		ATtiny26L-8SU ⁽²⁾	20S	
		ATtiny26L-8MU ⁽²⁾	32M1-A	
	ATtiny26-16PC 20P3 ATtiny26-16SC 20S ATtiny26-16MC 32M1-A ATtiny26-16PI 20P3 4.5 - 5.5V ATtiny26-16SI 20S ATtiny26-16MI 32M1-A ATtiny26-16PU ⁽²⁾ 20P3		20P3	Commercial
		_		(0°C to 70°C)
		ATtiny26-16MC	32M1-A	(0 0 10 70 0)
		ATtiny26-16PI	20P3	
16		ATtiny26-16SI	20S	
		Industrial		
		ATtiny26-16PU ⁽²⁾	20P3	(-40°C to 85°C)
		ATtiny26-16SU ⁽²⁾	ny26-16SU ⁽²⁾ 20S	
		ATtiny26-16MU ⁽²⁾	32M1-A	

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

Package Type						
20P3	20-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)					
20S	20S 20-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)					
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)					





^{2.} Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.




Packaging Information

20P3







Notes:

- 1. This package conforms to JEDEC reference MS-001, Variation AD.
- 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	5.334	
A1	0.381	_	_	
D	25.493	_	25.984	Note 2
Е	7.620	_	8.255	
E1	6.096	_	7.112	Note 2
В	0.356	_	0.559	
B1	1.270	_	1.551	
L	2.921	_	3.810	
С	0.203	_	0.356	
eB	-	_	10.922	
eC	0.000	_	1.524	
е		2.540 7	YP	


1/12/04

San Jose, CA 95131


2325 Orchard Parkway

TITLE 20P3, 20-lead (0.300"/7.62 mm Wide) Plastic Dual Inline Package (PDIP) DRAWING NO. REV. 20P3 С


20S



Top View



Side View



COMMON DIMENSIONS

(Unit of Measure = inches)

SYMBOL	MIN	NOM	MAX	NOTE
Α	0.0926		0.1043	
A1	0.0040		0.0118	
b	0.0130		0.0200	4
С	0.0091		0.0125	
D	0.4961		0.5118	1
Е	0.2914		0.2992	2
Н	0.3940		0.4190	
L	0.0160		0.050	3
е	0.			

Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-013, Variation AC for additional information.

2. Dimension "D" does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006") per side.

3. Dimension "E" does not include inter-lead Flash or protrusion. Inter-lead Flash and protrusions shall not exceed 0.25 mm (0.010") per side.
"L" is the length of the terminal for soldering to a substrate.

 4. "L" is the length of the terminal for soldering to a substrate.
 5. The lead width "b", as measured 0.36 mm (0.014") or greater above the seating plane, shall not exceed a maximum value of 0.61 mm 1/9/02 (0.024") per side.



2325 Orchard Parkway San Jose, CA 95131


TITLE 20S2, 20-lead, 0.300" Wide Body, Plastic Gull Wing Small Outline Package (SOIC)

DRAWING NO. REV. Α 20S2





32M1-A



Errata

The revision letter refers to the revision of the device.

ATtiny26 Rev. B/C/D

• First Analog Comparator conversion may be delayed

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising VCC, the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix/Workaround

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.





Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

Rev. 1477I-10/06

1. Updated "Errata" on page 15

Rev. 1477H-04/06

- 1. Updated typos.
- 2. Added "Resources" on page 6.
- 3. Updated features in "System Control and Reset" on page 33.
- 4. Updated "Prescaling and Conversion Timing" on page 98.
- 5. Updated algorithm for "Enter Programming Mode" on page 114.

Rev. 1477G-03/05

- 1. MLF-package alternative changed to "Quad Flat No-Lead/Micro Lead Frame Package QFN/MLF".
- 2. Updated "Electrical Characteristics" on page 128
- 3. Updated "Ordering Information" on page 11

Rev. 1477F-12/04

- 1. Updated Table 16 on page 34, Table 9 on page 29, and Table 29 on page 59.
- 2. Added Table 20 on page 41.
- 3. Added "Changing Channel or Reference Selection" on page 100.
- 4. Updated "Offset Compensation Schemes" on page 107.
- 5. Updated "Electrical Characteristics" on page 128.
- 6. Updated package information for "20P3" on page 12.
- 7. Rearranged some sections in the datasheet.

Rev. 1477E-10/03

- 1. Removed Preliminary references.
- 2. Updated "Features" on page 1.
- 3. Removed SSOP package reference from "Pin Configuration" on page 2.
- 4. Updated V_{RST} and t_{RST} in Table 16 on page 34.
- 5. Updated "Calibrated Internal RC Oscillator" on page 30.
- 6. Updated DC Characteristics for V_{OL}, I_{IL}, I_{IH}, I_{CC} Power Down and V_{ACIO} in "Electrical Characteristics" on page 128.
- 7. Updated V_{INT}, INL and Gain Error in "ADC Characteristics" on page 131 and page 132. Fixed typo in "Absolute Accuracy" on page 132.

- 8. Added Figure 106 in "Pin Driver Strength" on page 148, Figure 120, Figure 121 and Figure 122 in "BOD Thresholds and Analog Comparator Offset" on page 157. Updated Figure 117 and Figure 118.
- 9. Removed LPM Rd, Z+ from "Instruction Set Summary" on page 9. This instruction is not supported in ATtiny26.

Rev. 1477D-05/03

- 1. Updated "Packaging Information" on page 12.
- 2. Removed ADHSM from "ADC Characteristics" on page 131.
- 3. Added section "EEPROM Write During Power-down Sleep Mode" on page 21.
- 4. Added section "Default Clock Source" on page 27.
- Corrected PLL Lock value in the "Bit 0 PLOCK: PLL Lock Detector" on page 76.
- 6. Added information about conversion time when selecting differential channels on page 99.
- 7. Corrected (DDxn, PORTxn) value on page 45.
- 8. Added section "Unconnected Pins" on page 48.
- 9. Added note for RSTDISBL Fuse in Table 50 on page 110.
- 10. Corrected DATA value in Figure 61 on page 118.
- 11. Added WD_FUSE period in Table 60 on page 125.
- 12. Updated "ADC Characteristics" on page 131 and added Table 66, "ADC Characteristics, Differential Channels, TA = -40×C to 85×C," on page 132.
- 13. Updated "ATtiny26 Typical Characteristics" on page 133.
- 14. Added LPM Rd, Z and LPM Rd, Z+ in "Instruction Set Summary" on page 9.

Rev. 1477C-09/02

1. Changed the Endurance on the Flash to 10,000 Write/Erase Cycles.

Rev. 1477B-04/02

- 1. Removed all references to Power Save sleep mode in the section "System Clock and Clock Options" on page 24.
- 2. Updated the section "Analog to Digital Converter" on page 96 with more details on how to read the conversion result for both differential and single-ended conversion.
- 3. Updated "Ordering Information" on page 11 and added QFN/MLF package information.

Rev. 1477A-03/02

1. Initial version.





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18

Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Fax: (49) 71-31-67-0

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2006. All rights reserved. Atmel[®], logo and combinations thereof, Everywhere You, Are[®] AVR[®], and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.