

# 160 MHz Rail-to-Rail Amplifier with Disable

AD8041\*

#### **FEATURES**

Fully Specified for +3 V, +5 V, and ±5 V Supplies **Output Swings Rail to Rail** Input Voltage Range Extends 200 mV Below Ground No Phase Reversal with Inputs 1 V Beyond Supplies Disable/Power-Down Capability Low Power of 5.2 mA (26 mW on 5 V) High Speed and Fast Settling on 5 V: 160 MHz -3 dB Bandwidth (G = +1) 160 V/μs Slew Rate 30 ns Settling Time to 0.1% Good Video Specifications (R<sub>L</sub> = 150  $\Omega$ , G = +2) Gain Flatness of 0.1 dB to 30 MHz 0.03% Differential Gain Error 0.03° Differential Phase Error Low Distortion -69 dBc Worst Harmonic @ 10 MHz

## **APPLICATIONS**

Cap Load Drive of 45 pF

Power Sensitive High Speed Systems Video Switchers Distribution Amplifiers A/D Drivers Professional Cameras CCD Imaging Systems Ultrasound Equipment (Multichannel) Single-Supply Multiplexer

**Outstanding Load Drive Capability** 

Drives 50 mA 0.5 V from Supply Rails

#### PRODUCT DESCRIPTION

The AD8041 is a low power voltage feedback, high speed amplifier designed to operate on +3 V, +5 V, or  $\pm 5$  V supplies. It has true single-supply capability with an input voltage range extending 200 mV below the negative rail and within 1 V of the positive rail.





Figure 1. Output Swing: G = -1,  $V_S = 5$  V

## REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

CONNECTION DIAGRAM 8-Lead PDIP, CERDIP and SOIC



The output voltage swing extends to within 50 mV of each rail, providing the maximum output dynamic range. Additionally, it features gain flatness of 0.1 dB to 30 MHz while offering differential gain and phase error of 0.03% and 0.03° on a single 5 V supply. This makes the AD8041 ideal for professional video electronics such as cameras, video switchers, or any high speed portable equipment. The AD8041's low distortion and fast settling make it ideal for buffering high speed A-to-D converters.

The AD8041 has a high speed disable feature useful for multiplexing or for reducing power consumption (1.5 mA). The disable logic interface is compatible with CMOS or open-collector logic. The AD8041 offers a low power supply current of 5.8 mA maximum and can run on a single 3 V power supply. These features are ideally suited for portable and battery-powered applications where size and power are critical.

The wide bandwidth of 160 MHz along with 160 V/ $\mu$ s of slew rate on a single 5 V supply make the AD8041 useful in many general-purpose high speed applications where dual power supplies of up to  $\pm 6$  V and single supplies from 3 V to 12 V are needed. The AD8041 is available in 8-lead PDIP and SOIC over the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.




Figure 2. Frequency Response: G = +2,  $V_S = 5 V$ 

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

<sup>\*</sup>Protected by U.S.Patent No. 5,537,079.

## $\label{eq:AD8041-SPECIFICATIONS} \textbf{(@ $T_A=25^{\circ}$C$, $V_S=5$ V$, $R_L=2$ k$\Omega$ to 2.5 V, unless otherwise noted.)}$

-		I	AD8041A		
Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
$-3$ dB Small Signal Bandwidth, $V_O < 0.5$ V p-p	G = +1	130	160		MHz
Bandwidth for 0.1 dB Flatness	$G = +2$ , $R_L = 150 \Omega$	130	30		MHz
Slew Rate	$G = 12, R_{L} = 130  22$ $G = -1, V_{O} = 2 \text{ V Step}$	130	160		V/µs
Full Power Response	$V_{O} = 2 \text{ V p-p}$	150	24		MHz
-					
Settling Time to 0.1%	$G = -1$ , $V_O = 2$ V Step		35 55		ns
Settling Time to 0.01%			55		ns
NOISE/DISTORTION PERFORMANCE					
Total Harmonic Distortion	$f_C = 5 \text{ MHz}, V_O = 2 \text{ V p-p}, G = +2, R_L = 1 \text{ k}\Omega$		-72		dB
Input Voltage Noise	f = 10  kHz		16		$nV/\sqrt{Hz}$
Input Current Noise	f = 10  kHz		600		$fA/\sqrt{Hz}$
Differential Gain Error (NTSC)	$G = +2, R_L = 150 \Omega \text{ to } 2.5 \text{ V}$		0.03		%
( , , , , , , , , , , , , , , , , , , ,	$G = +2$ , $R_L = 75 \Omega$ to 2.5 V		0.01		%
Differential Phase Error (NTSC)	$G = +2$ , $R_L = 150 \Omega$ to 2.5 V		0.03		Degrees
Differential Phase Effor (14166)	$G = +2$ , $R_L = 75 \Omega$ to 2.5 V		0.19		Degrees
	G = 12, R <sub>L</sub> = 73 52 to 2.5 V		0.19		Degrees
DC PERFORMANCE			_		
Input Offset Voltage			2	7	mV
	$T_{ m MIN}$ to $T_{ m MAX}$			8	mV
Offset Drift			10		μV/°C
Input Bias Current			1.2	3.2	μA
	$T_{MIN}$ to $T_{MAX}$			3.5	μΑ
Input Offset Current			0.2	0.5	μA
Open-Loop Gain	$R_{\rm L} = 1 \text{ k}\Omega$	86	95		dB
	$T_{MIN}$ to $T_{MAX}$		90		dB
INPUT CHARACTERISTICS					
			160		kΩ
Input Resistance			1.8		
Input Capacitance					pF
Input Common-Mode Voltage Range			-0.2 to +4		V
Common-Mode Rejection Ratio	$V_{CM} = 0 \text{ V to } 3.5 \text{ V}$	74	80		dB
OUTPUT CHARACTERISTICS					
Output Voltage Swing: $R_L = 10 \text{ k}\Omega$			0.05 to 4.95		V
$R_L = 1 \text{ k}\Omega$		0.35 to 4.75	0.1 to 4.9		V
$R_L = 50 \Omega$		0.4 to 4.4	0.3 to 4.5		V
Output Current	$V_{OUT} = 0.5 \text{ V to } 4.5 \text{ V}$		50		mA
Short-Circuit Current	Sourcing		90		mA
	Sinking		150		mA
Capacitive Load Drive	G = +1		45		pF
					1
POWER SUPPLY				1.0	
Operating Range		3		12	V .
Quiescent Current			5.2	5.8	mA
Quiescent Current (Disabled)			1.4	1.7	mA
Power Supply Rejection Ratio	$V_S = 0, +5 \text{ V}, \pm 1 \text{ V}$	72	80		dB
DISABLE CHARACTERISTICS	V <sub>O</sub> = 2 V p-p @ 10 MHz, G = +2				
Turn-Off Time	$R_{\rm F} = R_{\rm L} = 2 \text{ k}\Omega$		120		ns
Turn-On Time	$R_F = R_L = 2 \text{ k}\Omega$		230		ns
Off Isolation (Pin 8 Tied to $-V_S$ )	$R_L = 100 \Omega, f = 5 \text{ MHz}, G = +2, R_F = 1 \text{ k}\Omega$		70		dB
Off Voltage (Device Disabled)			<V <sub>S</sub> – 2.5		V
On Voltage (Device Enabled)			Open or +V	0	V
on voltage (Device Eliableu)			Open of TV	5	

Specifications subject to change without notice.

## $\begin{tabular}{ll} \textbf{SPECIFICATIONS} & (@ T_A = 25^{\circ}C, \ V_S = 3 \ V, \ R_L = 2 \ k\Omega \ to \ 1.5 \ V, \ unless \ otherwise \ noted.) \end{tabular}$

Parameter	Conditions	Min	AD8041A Typ	Max	Unit
DYNAMIC PERFORMANCE				Max	
$-3$ dB Small Signal Bandwidth, $V_O < 0.5$ V p-p Bandwidth for 0.1 dB Flatness	G = +1 $G = +2, R_L = 150 \Omega$	120	150 25		MHz MHz
Slew Rate	$G = -1$ , $V_O = 2$ V Step	120	150		V/µs
Full Power Response	$V_0 = 2 \text{ V p-p}$		20		MHz
Settling Time to 0.1% Settling Time to 0.01%	$G = -1$ , $V_O = 2$ V Step		40 55		ns ns
NOISE/DISTORTION PERFORMANCE					
Total Harmonic Distortion	$f_C = 5 \text{ MHz}, V_O = 2 \text{ V p-p}, G = -1, R_L = 100 \Omega$		-55		dB
Input Voltage Noise	f = 10 kHz		16		$nV/\sqrt{Hz}$
Input Current Noise	f = 10  kHz		600		fA/√ <del>Hz</del>
Differential Gain Error (NTSC)	$G = +2$ , $R_L = 150 Ω$ to 1.5 V, Input $V_{CM} = 1 V$		0.07		%
Differential Phase Error (NTSC)	$G = +2$ , $R_L = 150 \Omega$ to 1.5 V, Input $V_{CM} = 1 V$		0.05		Degrees
DC PERFORMANCE			2	7	3.7
Input Offset Voltage	T <sub>MIN</sub> to T <sub>MAX</sub>		2	7 8	mV mV
Offset Drift	1 <sub>MIN</sub> to 1 <sub>MAX</sub>		10	0	μV/°C
Input Bias Current			1.2	3.2	μΑ
input sino cuitoni	$T_{MIN}$ to $T_{MAX}$			3.5	μΑ
Input Offset Current	THE THE		0.2	0.6	μA
Open-Loop Gain	$R_{\rm L} = 1 \text{ k}\Omega$	85	94		dB
	$T_{MIN}$ to $T_{MAX}$		89		dB
INPUT CHARACTERISTICS					
Input Resistance			160		kΩ
Input Capacitance			1.8		pF
Input Common-Mode Voltage Range			-0.2 to +2		V
Common-Mode Rejection Ratio	V <sub>CM</sub> = 0 V to 1.5 V	72	80		dB
OUTPUT CHARACTERISTICS			0.05 ** 0.05		3.7
Output Voltage Swing: $R_L = 10 \text{ k}\Omega$		0.45 ** 2.7	0.05 to 2.95		V
$egin{aligned} R_{L} &= 1 \ k\Omega \ R_{L} &= 50 \ \Omega \end{aligned}$		0.45 to 2.7 0.5 to 2.6	0.1 to 2.9 0.25 to 2.75		V
Output Current	V <sub>OUT</sub> = 0.5 V to 2.5 V	0.5 to 2.0	50		mA
Short-Circuit Current	Sourcing		70		mA
Short Should Surrout	Sinking		120		mA
Capacitive Load Drive	G = +1		40		pF
POWER SUPPLY					
Operating Range		3		12	V
Quiescent Current			5.0	5.6	mA
Quiescent Current (Disabled)			1.3	1.5	mA
Power Supply Rejection Ratio	$V_S = 0, +3 \text{ V}, \pm 0.5 \text{ V}$	68	80		dB
DISABLE CHARACTERISTICS	$V_0 = 2 \text{ V p-p} @ 10 \text{ MHz}, G = +2$				
Turn-Off Time	$R_F = R_L = 2 k\Omega$		90		ns
Turn-On Time	$R_{\rm F} = R_{\rm L} = 2 \mathrm{k}\Omega$		170		ns
Off Isolation (Pin 8 Tied to -V <sub>S</sub> )	$R_L = 100 \Omega$ , $f = 5 MHz$ , $G = +2$ , $R_F = 1 k\Omega$		70		dB V
Off Voltage (Device Disabled) On Voltage (Device Enabled)			<V <sub>S</sub> $-2.5Open or +VS$		V
On voltage (Device Eliablea)			Open of TV	S	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

Specifications subject to change without notice.

REV. B -3-

Parameter	Conditions	Min	AD8041A Typ	Max	Unit
DYNAMIC PERFORMANCE  -3 dB Small Signal Bandwidth, V <sub>O</sub> < 0.5 V p-p	G = +1	140	170		MHz
Bandwidth for 0.1 dB Flatness	$G = +2$ , $R_L = 150 \Omega$		32		MHz
Slew Rate	$G = -1, V_0 = 2 \text{ V Step}$	140	170		V/µs
Full Power Response	$V_O = 2 V p-p$		26		MHz
Settling Time to 0.1%	$G = -1$ , $V_O = 2$ V Step		30		ns
Settling Time to 0.01%	, , , ,		50		ns
NOISE/DISTORTION PERFORMANCE					
Total Harmonic Distortion	$f_C = 5 \text{ MHz}, V_O = 2 \text{ V p-p}, G = +2, R_L = 1 \text{ k}\Omega$		-77		dB
Input Voltage Noise	f = 10 kHz		16		nV/√ <del>Hz</del>
Input Current Noise	f = 10  kHz		600		$fA/\sqrt{Hz}$
Differential Gain Error (NTSC)	$G = +2, R_L = 150 \Omega$		0.02		%
(	$G = +2$ , $R_L = 75 \Omega$		0.02		%
Differential Phase Error (NTSC)	$G = +2, R_L = 150 \Omega$		0.03		Degrees
, , , , , , , , , , , , , , , , , , ,	$G = +2$ , $R_L = 75 \Omega$		0.10		Degrees
DC PERFORMANCE					
Input Offset Voltage			2	7	mV
	T <sub>MIN</sub> to T <sub>MAX</sub>			8	mV
Offset Drift	MIN . MIN		10		μV/°C
Input Bias Current			1.2	3.2	μА
<b>-</b>	T <sub>MIN</sub> to T <sub>MAX</sub>			3.5	μΑ
Input Offset Current	I MIN to I MAX		0.2	0.6	μΑ
Open-Loop Gain	$R_{L} = 1 \text{ k}\Omega$	90	99	0.0	dB
open 200p Guin	T <sub>MIN</sub> to T <sub>MAX</sub>		95		dB
INPUT CHARACTERISTICS					
Input Resistance			160		kΩ
Input Capacitance			1.8		pF
Input Common-Mode Voltage Range			-5.2 to +4	ļ	V
Common-Mode Rejection Ratio	$V_{CM} = -5 \text{ V to } +3.5 \text{ V}$	72	80	-	dB
OUTPUT CHARACTERISTICS					
Output Voltage Swing: $R_L = 10 \text{ k}\Omega$			−4.95 to +	-4.95	V
$R_{L} = 1 \text{ k}\Omega$		-4.45 to +4.6	-4.8 to +4	1.8	V
$R_L = 50 \Omega$		-4.3 to +3.2	-4.5 to +3	3.8	V
Output Current	$V_{OUT} = -4.5 \text{ V}$ to +4.5 V		50		mA
Short-Circuit Current	Sourcing		100		mA
	Sinking		160		mA
Capacitive Load Drive	G = +1		50		pF
POWER SUPPLY					
Operating Range		3		12	V
Quiescent Current			5.8	6.5	mA
Quiescent Current (Disabled)			1.6	2.2	mA
Power Supply Rejection Ratio	$V_S = -5 \text{ V}, +5 \text{ V}, \pm 1 \text{ V}$	68	80		dB
DISABLE CHARACTERISTICS	V <sub>O</sub> = 2 V p-p @ 10 MHz, G = +2				
Turn-Off Time	$R_{\rm F} = 2  \text{k}\Omega$		120		ns
Turn-On Time	$R_{\rm F} = 2 \text{ k}\Omega$		320		ns
1 4111 011 111110	- T T				
Off Isolation (Pin 8 Tied to -V <sub>S</sub> )	$R_L = 100 \Omega$ , $f = 5 \text{ MHz}$ , $G = +2$ , $R_F = 1 \text{ k}\Omega$		70		dB
			70 <v<sub>S – 2.5</v<sub>		dB V

Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS1

Supply voltage 12.0	v
Internal Power Dissipation <sup>2</sup>	
PDIP Package (N) 1.3 V	V
SOIC Package (R) 0.9 V	V
Input Voltage (Common Mode) ±V	s
Differential Input Voltage ±3.4 \	V
Output Short-Circuit Duration	
Observe Power Derating Curve	es
Stange Tomporative Pance N. P. 65°C to ±125°C	

#### NOTES

Supply Voltage

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8041 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately 150°C. Exceeding this limit temporarily may cause a shift in parametric performance due to a change in

the stresses exerted on the die by the package. Exceeding a junction temperature of 175°C for an extended period can result in device failure.

While the AD8041 is internally short-circuit protected, this may not be sufficient to guarantee that the maximum junction temperature (150°C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves.




Figure 3. Maximum Power Dissipation vs. Temperature

## **ORDERING GUIDE**

12 6 W

Model	Temperature Range	Package Description	Package Options
AD8041AN	−40°C to +85°C	8-Lead PDIP	N-8
AD8041AR	−40°C to +85°C	8-Lead Plastic SOIC	R-8
AD8041AR-REEL	−40°C to +85°C	13" Tape and Reel	R-8
AD8041AR-REEL7	−40°C to +85°C	7" Tape and Reel	R-8
AD8041ARZ-REEL <sup>1</sup>	−40°C to +85°C	13" Tape and Reel	R-8
5962-9683901MPA <sup>2</sup>	−55°C to +125°C	8-Lead CERDIP	Q-8

#### NOTES

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8041 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



<sup>&</sup>lt;sup>2</sup>Specification is for the device in free air:


<sup>8-</sup>Lead PDIP Package:  $\theta_{JA} = 90^{\circ}\text{C/W}$ .

<sup>8-</sup>Lead SOIC Package:  $\theta_{JA} = 155^{\circ}\text{C/W}$ .


<sup>&</sup>lt;sup>1</sup>The Z indicates a lead-free product.

<sup>&</sup>lt;sup>2</sup>Refer to official DSCC drawing for tested specifications.


## **AD8041—Typical Performance Characteristics**




TPC 1. Typical Distribution of V<sub>OS</sub>




TPC 2. V<sub>OS</sub> Drift Over -40°C to +85°C




TPC 3. I<sub>B</sub> vs. Temperature




TPC 4. Open-Loop Gain vs. R<sub>L</sub> to 25°C




TPC 5. Open-Loop Gain vs. Temperature




TPC 6. Open-Loop Gain vs. Output Voltage




TPC 7. Input Voltage Noise vs. Frequency




TPC 8. Total Harmonic Distortion




TPC 9. Worst Harmonic vs. Output Voltage



TPC 10. Differential Gain and Phase Errors




TPC 11. 0.1 dB Gain Flatness




TPC 12. Open-Loop Gain and Phase vs. Frequency


REV. B -7-




TPC 13. Closed-Loop Frequency Response vs. Temperature




TPC 14. Closed-Loop Frequency Response vs. Supply




TPC 15. Output Resistance vs. Frequency



TPC 16. Settling Time vs. Input Step




TPC 17. CMRR vs. Frequency




TPC 18. Output Saturation Voltage vs. Load Current


–8– REV. B




TPC 19. Supply Current vs. Temperature




TPC 20. PSRR vs. Frequency




TPC 21. Output Voltage Swing vs. Frequency



TPC 22. Capacitive Load vs. Series Resistance




TPC 23. Frequency Response vs. Closed-Loop Gain




TPC 24. Pulse Response,  $V_S = 3 V$ 


REV. B –9–




a.




TPC 25. Output Swing vs. Load Reference Voltage,  $V_S = 5 V$ , G = -1




TPC 26. One Volt Step Response,  $V_S = 5 V$ , G = +2



TPC 27. 100 mV Step Response,  $V_S = 5 V$ , G = +1



TPC 28. Output Swing,  $V_S = 3 \ V$ ,  $V_{IN} = 3 \ V \ p$ -p



TPC 29. Output Swing,  $V_S = 3 V$ ,  $V_{IN} = 2.8 V p-p$ 

## **Overdrive Recovery**

Overdrive of an amplifier occurs when the output and/or input range are exceeded. The amplifier must recover from this overdrive condition. As shown in Figure 4, the AD8041 recovers within 50 ns from negative overdrive and within 25 ns from positive overdrive.




Figure 4. Overdrive Recovery

## **Circuit Description**

The AD8041 is fabricated on Analog Devices' proprietary eXtra-Fast Complementary Bipolar (XFCB) process, which enables the construction of PNP and NPN transistors with similar  $f_T$  in the 2 GHz to 4 GHz region. The process is dielectrically isolated to eliminate the parasitic and latch-up problems caused by junction isolation. These features allow the construction of high frequency, low distortion amplifiers with low supply currents. This design uses a differential output input stage to maximize bandwidth and headroom (see Figure 5). The smaller signal swings required on the first stage outputs (nodes S1P, S1N) reduce the effect of nonlinear currents due to junction capacitances and improve the distortion performance. With this design harmonic distortion of better than –85 dB @ 1 MHz into  $100 \Omega$  with  $V_{OUT} = 2 V p-p$  (Gain = +2) on a single 5 V supply is achieved.

The complementary common-emitter design of the output stage provides excellent load drive without the need for emitter followers, thereby improving the output range of the device considerably with respect to conventional op amps. High output drive capability is provided by injecting all output stage predriver currents directly into the bases of the output devices Q8 and Q36. Biasing of Q8 and Q36 is accomplished by I8 and I5, along with a common-mode feedback loop (not shown). This circuit topology allows the AD8041 to drive 50 mA of output current with the outputs within 0.5 V of the supply rails.

On the input side, the device can handle voltages from -0.2~V below the negative rail to within 1.2~V of the positive rail. Exceeding these values will not cause phase reversal; however, the input ESD devices will begin to conduct if the input voltages exceed the rails by greater than 0.5~V.

A "Nested Integrator" topology is used in the AD8041 (see the small-signal schematic in Figure 6). The output stage can be modeled as an ideal op amp with a single-pole response and a unity-gain frequency set by transconductance  $g_{m2}$  and

Capacitor C9. R1 is the output resistance of the input stage;  $g_m$  is the input transconductance. C7 and C9 provide Miller compensation for the overall op amp. The unity gain frequency will occur at  $g_m$ /C9. Solving the node equations for this circuit yields:

$$\frac{V_{OUT}}{Vi} = \frac{A0}{\left(sR1\left[C9\left(A2+1\right)\right]+1\right)\times\left(s\left[\frac{g_{m2}}{C3}\right]+1\right)}$$

where 
$$A0 = g_m g_{m2} R2 R1$$
 (Open-Loop Gain of Op Amp)  
 $A2 = g_{m2} R2$  (Open-Loop Gain of Output Stage)

The first pole in the denominator is the dominant pole of the amplifier and occurs at about 180 Hz. This equals the input stage output impedance R1 multiplied by the Miller-multiplied value of C9. The second pole occurs at the unity-gain bandwidth of the output stage, which is 250 MHz. This type of architecture allows more open-loop gain and output drive to be obtained than a standard two-stage architecture would allow.

## **Output Impedance**

The low frequency open-loop output impedance of the common emitter output stage used in this design is approximately 6.5 k $\Omega$ . While this is significantly higher than a typical emitter follower output stage, when connected with feedback, the output impedance is reduced by the open-loop gain of the op amp. With 110 dB of open-loop gain, the output impedance is reduced to less than 0.1  $\Omega$ . At higher frequencies, the output impedance will rise as the open-loop gain of the op amp drops; however, the output also becomes capacitive due to the integrator capacitors C9 and C3. This prevents the output impedance from ever becoming excessively high (see TPC 15), which can cause stability problems when driving capacitive loads. In fact, the AD8041 has excellent cap-load drive capability for a high frequency op amp. TPC 22 demonstrates that the AD8041exhibits a 45° margin while driving a 20 pF direct capacitive load. In addition, running the part at higher gains will also improve the capacitive load drive capability of the op amp.




Figure 5. AD8041 Simplified Schematic

REV. B –11–




Figure 6. Small Signal Schematic

## **Disable Operation**

The AD8041 has an active-low disable pin, which can be used to three-state the output of the part and also lower its supply current. If the disable pin is left floating, the part is enabled and will perform normally. If the disable pin is pulled to 2.5 V (min) below the positive supply, output of the AD8041 will be disabled and the nominal supply current will drop to less than 1.6 mA. For best isolation, the disable pin should be pulled to as low a voltage as possible; ideally, the negative supply rail.

The disable pin on the AD8041 allows it to be configured as a 2:1 mux as shown in Figure 7 and can be used to switch many types of high speed signals. Higher order multiplexers can also be built. The break-before-make switching time is approximately 50 ns to disable the output and 300 ns to enable the output.




Figure 7. 2:1 Multiplexer




Figure 8. 2:1 Multiplexer Performance

## Single-Supply A/D Conversion

Figure 9 shows the AD8041 driving the analog inputs of the AD9050 in a dc-coupled system with single-ended signals. All components are powered from a single 5 V supply. The AD820 is used to offset the ground referenced input signal to the level required by the AD9050. The AD8041 is used to add in the offset with the ground referenced input signal and buffer the input to AD9050. The nominal input range of the AD9050 is 2.8 V and 3.8 V (1 V p-p centered at 3.3 V). This circuit provides 40 MSPS analog-to-digital conversion on just 330 mW of power while delivering 10-bit performance.




Figure 9. 10-Bit, 40 MSPS A/D Conversion




Figure 10. FFT Output of Circuit in Figure 9

## APPLICATIONS

## **RGB** Buffer

The AD8041 can provide buffering of RGB signals that include ground while operating from a single 3 V or 5 V supply.

The signals that drive an RGB monitor are usually supplied by current output DACs that operate from a 5 V only supply. These can triple DACs like the ADV7120 and ADV7122 from Analog Devices or integrate into the graphics controller IC as in most PCs these days.

During the horizontal blanking interval, the currents output from the DACs go to zero and the RGB signals are pulled to ground via the termination resistors. If more than one RGB monitor is desired, it cannot simply be connected in parallel because it will provide an additional termination. Therefore, buffering must be provided before connecting a second monitor.

Since the RGB signals include ground as part of their dynamic output range, it has previously been required to use a dual-supply op amp to provide this buffering. In some systems, this is the only component that requires a negative supply, so it can be quite inconvenient to incorporate this multiple monitor feature.

Figure 11 shows a schematic of one channel of a single-supply, gain-of-two buffer for driving a second RGB monitor. No current is required when the amplifier output is at ground. The termination resistor at the monitor helps pull the output down at low voltage levels.




Figure 11. Single-Supply RGB Buffer

Figure 12 is an oscilloscope photo of the circuit in Figure 11 operating from a 3 V supply and driven by the blue signal of a color bar pattern. Note that the input and output are at ground during the horizontal blanking interval. The RGB signals are specified to output a maximum of 700 mV peak. The output of the AD8041 is 1.4 V with the termination resistors providing a divide-by-two. The red and green signals can be buffered in the same manner with duplication of this circuit.




Figure 12. 3 V, RGB Buffer

## Single-Supply Composite Video Line Driver

Figure 13 shows a schematic of a single-supply gain-of-two composite video line driver. Since the sync tips of a composite video signal extend below ground, the input must be ac-coupled and shifted positively to provide signal swing during these negative excursions in a single-supply configuration.

The input is terminated in 75  $\Omega$  and ac-coupled via  $C_{\rm IN}$  to a voltage divider that provides the dc bias point to the input. Setting the optimal bias point requires some understanding of the nature of composite video signals and the video performance of the AD8041.

Signals of bounded peak-to-peak amplitude that vary in duty cycle require larger dynamic swing capability than their peak-to-peak amplitude after ac coupling. As a worst case, the dynamic signal swing required will approach twice the peak-to-peak value. The two bounding cases are for a duty cycle that is mostly low, but occasionally goes high at a fraction of a percent duty cycle and vice versa.

Composite video is not quite this demanding. One bounding extreme is for a signal that is mostly black for an entire frame but has a white (full intensity), minimum width spike at least once per frame.

The other extreme is for a video signal that is full white everywhere. The blanking intervals and sync tips of such a signal will have negative going excursions in compliance with composite video specifications. The combination of horizontal and vertical blanking intervals limit such a signal to being at its highest level (white) for only about 75% of the time.

As a result of the duty cycle variations between the two extremes presented above, a 1 V p-p composite video signal that is multiplied by a gain of two requires about 3.2 V p-p of dynamic voltage swing at the output for an op amp to pass a composite video signal of arbitrary duty cycle without distortion.

Some circuits use a sync tip clamp along with ac coupling to hold the sync tips at a relatively constant level in order to lower the amount of dynamic signal swing required. However, these circuits can have artifacts like sync tip compression unless they are driven by sources with very low output impedance.




Figure 13. Single-Supply Composite Video Line Driver

The AD8041 not only has ample signal swing capability to handle the dynamic range required without using a sync tip clamp but also has good video specifications like differential gain and differential phase when buffering these signals in an accoupled configuration.

To test this, the differential gain and differential phase were measured for the AD8041 while the supplies were varied. As the lower supply is raised to approach the video signal, the first effect to be observed is that the sync tips become compressed before the differential gain and differential phase are adversely affected. Thus, there must be adequate swing in the negative direction to pass the sync tips without compression.

As the upper supply is lowered to approach the video, the differential gain and differential phase were not significantly adversely affected until the difference between the peak video output and the supply reached 0.6 V. Thus, the highest video level should be kept at least 0.6 V below the positive supply rail.

Taking the above into account, it was found that the optimal point to bias the noninverting input is at  $2.2\,\mathrm{V}$  dc. Operating at this point, the worst-case differential gain is measured at 0.06% and the worst-case differential phase is  $0.06^\circ$ .

The ac coupling capacitors used in the circuit at first glance appear quite large. A composite video signal has a lower frequency band edge of 30 Hz. The resistances at the various ac coupling points—especially at the output—are quite small. In order to minimize phase shifts and baseline tilt, the large value capacitors are required. For video system performance that is not to be of the highest quality, the value of these capacitors can be reduced by a factor of up to five with only a slightly observable change in the picture quality.

## Sync Stripper

Some RGB monitor systems use only three cables total and carry the synchronizing signals along with the green (G) signal on the same cable. The sync signals are pulses that go in the negative direction from the blanking level of the G signal.

In some applications like prior to digitizing component video signals with A/D converters, it is desirable to remove or strip the sync portion from the G signal. Figure 14 is a schematic of a circuit using the AD8041 running on a single 5 V supply that performs this function.




Figure 14. Single-Supply Sync Stripper

Referring to Figure 15, the green plus sync signal is output from an ADV7120, a single-supply triple video DAC. Because the DAC is single supply, the lowest level of the sync tip is at ground or slightly above. The AD8041 is set for a gain of two to compensate for the divide by two of the output terminations.




Figure 15. Single-Supply Sync Stripper

The reference voltage for R1 should be twice the dc blanking level of the G signal. If the blanking level is at ground and the sync tip is negative as in some dual-supply systems, then R1 can be tied to ground. In either case, the output will have the sync removed and have the blanking level at ground.

## **Layout Considerations**

The specified high speed performance of the AD8041 requires careful attention to board layout and component selection. Proper RF design techniques and low-pass parasitic component selection are necessary.

The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance path. The ground plane should be removed from the area near the input pins to reduce the stray capacitance.

Chip capacitors should be used for the supply bypassing. One end should be connected to the ground plane and the other within 1/8 inch of each power pin. An additional large (0.47  $\mu F$  to 10  $\mu F$ ) tantalum electrolytic capacitor should be connected in parallel, but not necessarily so close, to supply current for fast, large signal changes at the output.

The feedback resistor should be located close to the inverting input pin in order to keep the stray capacitance at this node to a minimum. Capacitance variations of less than 1 pF at the inverting input will significantly affect high speed performance.


Stripline design techniques should be used for long signal traces (greater than about 1 inch). These should be designed with a characteristic impedance of 50  $\Omega$  or 75  $\Omega$  and be properly terminated at each end.

## **OUTLINE DIMENSIONS**

## 8-Lead Plastic Dual In-Line Package [PDIP]

(N-8)

Dimensions shown in inches and (millimeters)




#### COMPLIANT TO JEDEC STANDARDS MO-095AA

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## 8-Lead Standard Small Outline Package [SOIC] (R-8)


Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## 8-Lead Ceramic Dual In-Line Package [CERDIP] (Q-8)

Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

REV. B –15–

## **Revision History**

Location	Page
5/03—Data Sheet changed from REV. A to REV. B.	
Deleted all references to evaluation board	Universal
Updated OUTLINES	15
1/01—Data Sheet changed from REV. 0 to REV. A.	
Specifications changed DISABLE CHARACTERISTICS, Off Voltage (Device Disabled)	

-16- REV. B