

Low Dropout Fixed Voltage Regulator

TLE42994



1 Overview

Features

- Output Voltage 5 V \pm 2%
- Ouput Current up to 150 mA
- Extreme Low Current Consumption In ON State
- Enable Function: Below 1 µA Current Consumption In OFF State
- Early Warning
- Power-on and Undervoltage Reset with Programmable Delay Time

The TLE42994G is a monolithic integrated low dropout voltage regulator, especially designed for automotive applications that need to be in ON state during the car's engine is turned off. An input voltage up to 45 V is regulated to an output voltage of 5.0 V. The component is able to drive loads up to 150 mA. It is short-circuit protected by the implemented current limitation and has an integrated overtemperature shutdown. A reset signal is generated for an output voltage $V_{Q,rt}$ of typically 4.65 V. This threshold can be decreased by an external

resistor divider. The power-on reset delay time can be programmed by

- Reset Low Down to $V_{\rm O}$ = 1 V
- Adjustable Reset Threshold
- Very Low Dropout Voltage
- Output Current Limitation
- Reverse Polarity Protection
- Overtemperature Protection
- Suitable for Use in Automotive Electronics
- Wide Temperature Range from -40 °C up to 150 °C
- Input Voltage Range from -42 V to 45 V
- Green Product (RoHS compliant)
- AEC Qualified

Description





PG-DSO-14



PG-SSOP-14

Туре	Package	Marking
TLE42994G	PG-DSO-8	42994G
TLE42994GM	PG-DSO-14	42994GM
TLE42994E	PG-SSOP-14	42994E

http://store.iiic.cc/



Overview

the external delay capacitor. The additional sense comparator provides an early warning function: Any voltage (e.g. the input voltage) can be monitored, an under-voltage condition is indicated by setting the comparator's output to low. The TLE42994GM (PG-DSO-14 package) and TLE42994E (PG-SSOP-14 package) include additionally an Enable function permitting enabling/disabling the regulator. In case the regulator is disabled it consumes less current than 1 μ A.

Dimensioning Information on External Components

The input capacitor C_1 is recommended for compensation of line influences. The output capacitor C_Q is necessary for the stability of the control loop.

Circuit Description


The control amplifier compares a reference voltage to a voltage that is proportional to the output voltage and drives the base of the series transistor via a buffer. Saturation control as a function of the load current prevents any oversaturation of the power element. The component also has a number of internal circuits for protection against:

- Overload
- Overtemperature
- Reverse polarity



Block Diagram

2 Block Diagram





Q Ι Band-Current R_{SO} ⊳∞ + Gapand Saturation Reference Control R_{RO} Enable ΕN SO SI \triangleright Reference RO Reset Control RADJ GND D AEB03104

Figure 2 Block Diagram TLE42994GM, TLE42994E (packages PG-DSO-14, PG-SSOP-14)

Block Diagram



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment TLE42994G (PG-DSO-8)




Figure 3 Pin Configuration (top view)

3.2 Pin Definitions and Functions TLE42994G (PG-DSO-8)

Pin	Symbol	Function
1	1	Input for compensating line influences, a capacitor to GND close to the IC terminals is recommended
2	SI	Sense Input connect the voltage to be monitored; connect to Q if the sense comparator is not needed
3	RADJ	Reset Threshold Adjust connect an external voltage divider to adjust reset threshold; connect to GND for using internal threshold
4	D	Reset Delay Timing connect a ceramic capacitor to GND for adjusting the reset delay time; leave open if the reset function is not needed
5	GND	Ground
6	RO	Reset Output open collector output; internally linked to the output via a $20k\Omega$ pull-up resistor; leave open if the reset function is not needed
7	SO	Sense Output open collector output; internally linked to the output via a $20k\Omega$ pull-up resistor; leave open if the sense comparator is not needed
8	Q	Output block to GND with a capacitor close to the IC terminals, respecting the values given for its capacitance C_Q and ESR in "Functional Range" on Page 10



TLE42994

Pin Configuration

3.3 Pin Assignment TLE42994GM (PG-DSO-14)




Figure 4 Pin Configuration (top view)

3.4 Pin Definitions and Functions TLE42994GM (PG-DSO-14)

Pin	Symbol	Function
1	RADJ	Reset Threshold Adjust connect an external voltage divider to adjust reset threshold; connect to GND for using internal threshold
2	D	Reset Delay Timing connect a ceramic capacitor to GND for adjusting the reset delay time; leave open if the reset function is not needed
3, 4, 5	GND	Ground connect all pins to PCB and heatsink area
6	EN	Enable high signal enables the regulator; low signal disables the regulator; connect to I if the Enable function is not needed
7	RO	Reset Output open collector output; internally linked to the output via a $20k\Omega$ pull-up resistor; leave open if the reset function is not needed
8	SO	Sense Output open collector output; internally linked to the output via a $20k\Omega$ pull-up resistor; leave open if the sense comparator is not needed
9	Q	Outputblock to GND with a capacitor close to the IC terminals, respecting the values givenfor its capacitance C_Q and ESR in the table "Functional Range" on Page 10
10, 11, 12	GND	Ground connect all pins to PCB and heatsink area
13	1	Input for compensating line influences, a capacitor to GND close to the IC terminals is recommended
14	SI	Sense Input connect the voltage to be monitored; connect to Q if the sense comparator is not needed



Pin Configuration

3.5 Pin Assignment TLE42994E (PG-SSOP-14)




Figure 5 Pin Configuration (top view)

3.6 Pin Definitions and Functions TLE42994E (PG-SSOP-14)

Pin	Symbol	Function
1	RADJ	Reset Threshold Adjust
		connect an external voltage divider to adjust reset threshold;
		connect to GND for using internal threshold
2, 6	n.c.	not connected
		leave open or connect to GND
3	D	Reset Delay Timing
		connect a ceramic capacitor to GND for adjusting the reset delay time;
		leave open if the reset function is not needed
4	GND	Ground
		connect all pins to PCB and heatsink area
5	EN	Enable
		high signal enables the regulator;
		low signal disables the regulator;
		connect to I if the Enable function is not needed
7	RO	Reset Output
		open collector output; internally linked to the output via a $20k\Omega$ pull-up resistor;
		leave open if the reset function is not needed
8	SO	Sense Output
		open collector output; internally linked to the output via a $20k\Omega$ pull-up resistor;
		leave open if the sense comparator is not needed
9, 10, 12	n.c.	not connected
		leave open or connect to GND
11	Q	Output
		block to GND with a capacitor close to the IC terminals, respecting the values given
		for its capacitance C_{Q} and ESR in the table "Functional Range" on Page 10
13	I	Input
		for compensating line influences, a capacitor to GND close to the IC terminals is
		recommended



Pin Configuration

Pin	Symbol	Function
14	SI	Sense Input connect the voltage to be monitored; connect to Q if the sense comparator is not needed
PAD	-	Exposed Pad attach the exposed pad on package bottom to the heatsink area on circuit board; connect to GND



4 General Product Characteristics

4.1 Absolute Maximum Ratings

Absolute Maximum Ratings ¹⁾

-40 °C \leq T_j \leq 150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Lin	nit Values	Unit	Conditions
			Min.	Max.		
Input I,	Enable Input EN, Sense Input SI					+
4.1.1	Voltage	$V_{ m I}, V_{ m EN}, V_{ m SI}$	-40	45	V	-
Output	Q, Reset Output RO, Sense Outp	out SO		4		
4.1.2	Voltage	$V_{ m Q}, V_{ m RO}, \ V_{ m SO}$	-0.3	7	V	-
Reset [Delay D, Reset Threshold RADJ		-			
4.1.3	Voltage	$V_{\sf D}$, $V_{\sf RADJ}$	-0.3	7	V	-
Tempe	rature		-			
4.1.4	Junction Temperature	T _i	-40	150	°C	-
4.1.5	Storage Temperature	T _{stg}	-50	150	°C	-
ESD A	osorption		-			
4.1.6	ESD Absorption	$V_{\rm ESD,HBM}$	-2	2	kV	Human Body Model (HBM) ²⁾
4.1.7		$V_{\rm ESD,CDM}$	-500	500	V	Charge Device Model (CDM) ³⁾
4.1.8			-750	750	V	Charge Device Model (CDM) ³⁾ at corner pins

1) not subject to production test, specified by design

2) ESD susceptibility Human Body Model "HBM" according to AEC-Q100-002 - JESD22-A114

3) ESD susceptibility Charged Device Model "CDM" according to ESDA STM5.3.1

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

9



General Product Characteristics

4.2 Functional Range

Pos.	Parameter	Symbol	Lir	nit Values	Unit	Conditions
			Min.	Max.		
4.2.1	Input Voltage	VI	5.5	45	V	_
4.2.2	Output Capacitor's Requirements	CQ	22	_	μF	_1)
	for Stability	$ESR(C_Q)$	-	3	Ω	_2)
4.2.3	Junction Temperature	Tj	-40	150	°C	_

1) the minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%

2) relevant ESR value at f = 10 kHz

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.



General Product Characteristics

4.3 Thermal Resistance

Pos.	Parameter	Symbol	Li	imit Va	ue	Unit	Conditions	
			Min.	Тур.	Max.			
TLE429	994G (PG-DSO-8)							
4.3.4	Junction to Soldering Point ¹⁾	R _{thJSP}	_	-	60	K/W	measured to pin 5	
4.3.5	Junction to Ambient ¹⁾	R _{thJA}	_	113	_	K/W	2)	
4.3.6	_		_	185	_	K/W	Footprint only ³⁾	
4.3.7	_		-	142	-	K/W	300mm ² heatsink area on PCB ³⁾	
4.3.8	_		-	136	-	K/W	600mm ² heatsink area on PCB ³⁾	
TLE429	994GM (PG-DSO-14)		-	1	1	+		
4.3.9	Junction to Soldering Point ¹⁾	R_{thJSP}	-	-	30	K/W	measured to all GND pins	
4.3.10	Junction to Ambient ¹⁾	R _{thJA}	-	63	_	K/W	2)	
4.3.11	_		-	112	_	K/W	Footprint only ³⁾	
4.3.12	_		-	73	-	K/W	300mm ² heatsink area on PCB ³⁾	
4.3.13	-		-	65	-	K/W	600mm ² heatsink area on PCB ³⁾	
TLE429	994E (PG-SSOP-14)	L.						
4.3.14	Junction to Case ¹⁾	R _{thJC}	-	10	-	K/W	-	
4.3.15	Junction to Ambient ¹⁾	R _{thJA}	-	47	_	K/W	2)	
4.3.16	_		-	140	_	K/W	Footprint only ³⁾	
4.3.17	_		-	63	-	K/W	300mm ² heatsink area on PCB ³⁾	
4.3.18	-		-	53	-	K/W	600mm ² heatsink area on PCB ³⁾	

1) not subject to production test, specified by design

 Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

3) Specified R_{thJA} value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm³ board with 1 copper layer (1 x 70µm Cu).



5 Block Description and Electrical Characteristics

5.1 Voltage Regulator

The output voltage V_Q is controlled by comparing a portion of it to an internal reference and driving a PNP pass transistor accordingly. The control loop stability depends on the output capacitor C_Q , the load current, the chip temperature and the poles/zeros introduced by the integrated circuit. To ensure stable operation, the output capacitor's capacitance and its equivalent series resistor ESR requirements given in the table "Functional Range" on Page 10 have to be maintained. For details see also the typical performance graph "Output Capacitor Series Resistor ESR(CQ) versus Output Current IQ" on Page 15. As the output capacitor also has to buffer load steps it should be sized according to the application's needs.


An input capacitor C_{I} is strongly recommended to compensate line influences. Connect the capacitors close to the component's terminals.

A protection circuitry prevents the IC as well as the application from destruction in case of catastrophic events. These safeguards contain an output current limitation, a reverse polarity protection as well as a thermal shutdown in case of overtemperature.

To avoid excessive power dissipation that could never be handled by the pass element and the package, the maximum output current is decreased at input voltages above $V_1 = 22$ V.

The overtemperature shutdown circuit prevents the IC from immediate destruction under fault conditions (e.g. output continuously short-circuited) by switching off the power stage. After the chip has cooled down, the regulator restarts. This leads to an oscillatory behaviour of the output voltage until the fault is removed. However, junction temperatures above 150 °C are outside the maximum ratings and therefore significantly reduce the IC's lifetime.

The TLE42994 allows a negative supply voltage. In this fault condition, small currents are flowing into the IC, increasing its junction temperature. This has to be considered for the thermal design, respecting that the thermal protection circuit is not operating during reverse polarity conditions.





Electrical Characteristics Voltage Regulator

 V_{l} = 13.5 V, -40 °C $\leq T_{j} \leq$ 150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions	
			Min.	Тур.	Max.			
5.1.1	Output Voltage	V _Q	4.9	5.0	5.1	V	100 μ A < I_Q < 100 mA 6 V < V_I < 18 V	
5.1.2			4.85	5.0	5.15		100 μA < I _Q < 150 mA 6 V < V _I < 18 V	
5.1.3	Output Current Limitation	$I_{\rm Q,max}$	150	400	500	mA	V _Q = 4.8V	
5.1.4	Load Regulation steady-state	$\Delta V_{\rm Q,load}$	-30	-5	-	mV	$I_{\rm Q}$ = 1 mA to 100 mA $V_{\rm I}$ = 6 V	
5.1.5	Line Regulation steady-state	$\Delta V_{\rm Q,line}$	-	10	25	mV	$V_1 = 6 \text{ V to } 32 \text{ V}$ $I_Q = 1 \text{ mA}$	
5.1.6	Dropout Voltage ¹⁾ $V_{dr} = V_1 - V_Q$	V _{dr}	-	220	500	mV	I _Q = 100 mA	
5.1.7	Overtemperature Shutdown Threshold	$T_{\rm j,sd}$	151	-	200	°C	$T_{\rm j}$ increasing ²⁾	
5.1.8	Overtemperature Shutdown Threshold Hysteresis	$T_{\rm j,sdh}$	-	15	-	°C	$T_{\rm j}$ decreasing ²⁾	
5.1.9	Power Supply Ripple Rejection ³⁾	PSRR	-	66	-	dB	f_{ripple} = 100 Hz V_{ripple} = 1 Vpp I_{Q} = 100 mA	

1) measured when the output voltage $V_{\rm Q}$ has dropped 100mV from the nominal value obtained at $V_{\rm I}$ = 13.5V


2) not subject to production test, specified by design

3) not subject to production test, specified by design




5.2 Typical Performance Characteristics Voltage Regulator







Power Supply Ripple Rejection *PSRR* versus ripple frequency f_r



Output Current $I_{\rm Q}$ versus Input Voltage $V_{\rm I}$



Line Regulation $\Delta V_{\mathbf{Q},\mathsf{line}}$ versus Input Voltage Change $\Delta V_{\mathbf{I}}$







5.3

Block Description and Electrical Characteristics

Load Regulation $\Delta V_{\rm Q,load}$ versus Output Current Change $\Delta I_{\rm Q}$




Output Capacitor Series Resistor $ESR(C_Q)$ versus Output Current I_Q



I q [mA]

Dropout Voltage V_{dr} versus Junction Temperature T_{i}





5.4 Current Consumption


Electrical Characteristics Voltage Regulator


 V_{l} = 13.5 V, -40 °C $\leq T_{j} \leq$ 150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
5.4.1	Current Consumption $I_q = I_l - I_Q$	Iq	-	-	1	μA	V_{EN} = 0 V TLE42994GM and TLE42994E only T_i = 25 °C
5.4.2	_		-	65	100	μA	Enable HIGH $I_Q = 100 \ \mu A$ $T_j = 25 \ ^{\circ}C$
5.4.3			-	65	105	μA	Enable HIGH $I_Q = 100 \ \mu A$ $T_j \le 85 \ ^\circ C$
5.4.4			-	0.17	0.5	mA	Enable HIGH I_Q = 10 mA
5.4.5			-	0.7	2	mA	Enable HIGH $I_{\rm Q}$ = 50 mA




5.5 Typical Performance Characteristics Current Consumption






Current Consumption I_q versus Output Current I_Q (I_Q low)



Current Consumption $I_{\rm q}$ versus Input Voltage $V_{\rm l}$





5.6 Enable Function (only TLE42994GM and TLE42994E)

Electrical Characteristics Voltage Regulator

 $V_{\rm I}$ = 13.5 V, -40 °C $\leq T_{\rm j} \leq$ 150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Pos. Parameter		Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
5.6.1	Enable OFF Voltage Range	$V_{EN,OFF}$	-	_	0.8	V	-
5.6.2	Enable ON Voltage Range	$V_{\rm EN,ON}$	3.5	-	-	V	-
5.6.3	Enable OFF Input Current	$I_{\rm EN,OFF}$	-	0.5	2	μA	<i>V</i> _{EN} = 0 V
5.6.4	Enable ON Input Current	$I_{\rm EN,ON}$	-	3	5	μA	V _{EN} = 5 V

5.7 Reset Function

The reset function provides several features:

Output Undervoltage Reset:

An output undervoltage condition is indicated by setting the Reset Output RO to "low". This signal might be used to reset a microcontroller during low supply voltage.

Power-On Reset Delay Time:

The power-on reset delay time t_{rd} allows a microcontoller and oscillator to start up. This delay time is the time frame from exceeding the reset switching threshold V_{RT} until the reset is released by switching the reset output "RO" from "low" to "high". The power-on reset delay time t_{rd} is defined by an external delay capacitor C_D connected to pin D charged by the delay capacitor charge current $I_{D,ch}$ starting from $V_D = 0$ V.

If the application needs a power-on reset delay time t_{rd} different from the value given in **Item 5.7.8**, the delay capacitor's value can be derived from the specified values in **Item 5.7.8** and the desired power-on delay time:

$$C_{D} = \frac{t_{rd, new}}{t_{rd}} \times 100 nF$$

with

- $C_{\rm D}$: capacitance of the delay capacitor to be chosen
- *t*_{rd,new}: desired power-on reset delay time
- *t*_{rd}: power-on reset delay time specified in this datasheet

For a precise calculation also take the delay capacitor's tolerance into consideration.



Reset Reaction Time:

The reset reaction time avoids that short undervoltage spikes trigger an unwanted reset "low" signal. The reset reaction rime $t_{\rm rr}$ considers the internal reaction time $t_{\rm rr,int}$ and the discharge time $t_{\rm rr,d}$ defined by the external delay capacitor $C_{\rm D}$ (see typical performance graph for details). Hence, the total reset reaction time becomes:

 $t_{rr} = t_{rd, int} + t_{rr, d}$

with

- t_{rr}: reset reaction time
- *t*_{rr,int}: internal reset reaction time
- *t*_{rr,d}: reset discharge

Optional Reset Output Pull-Up Resistor $R_{RO,ext}$:

The Reset Output RO is an open collector output with an integrated pull-up resistor. If needed, an external pull-up resistor to the output Q can be added. In **Table "Electrical Characteristics Reset Function" on Page 22** a minimum value for the external resistor $R_{\text{RO,ext}}$ is given.

Reset Adjust Function

The undervoltage reset switching threshold can be adjusted according to the application's needs by connecting an external voltage divider (R_{ADJ1} , R_{ADJ2}) at pin RADJ. For selecting the default threshold connect pin RADJ to GND.

When dimensioning the voltage divider, take into consideration that there will be an additional current constantly flowing through the resistors.

With a voltage divider connected, the reset switching threshold $V_{\text{RT,new}}$ is calculated as follows:

$$V_{RT, new} = \frac{R_{ADJ, 1} + R_{ADJ, 2}}{R_{ADJ, 2}} \times V_{RADJ, th}$$

with

- *V*_{RT.new}: the desired new reset switching threshold
- R_{ADJ1} , R_{ADJ2} : resistors of the external voltage divider
- V_{RADJ,th}: reset adjust switching threshold given in Table "Electrical Characteristics Reset Function" on Page 22







Figure 7 Block Diagram Reset Function


http://store.iiic.cc/



TLE42994

Block Description and Electrical Characteristics







Electrical Characteristics Reset Function

 $V_{\rm I}$ = 13.5 V, -40 °C $\leq T_{\rm j} \leq$ 150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)


Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
Output	Undervoltage Reset						
5.7.1	Default Output Undervoltage Reset Switching Thresholds	V _{RT}	4.5	4.65	4.8	V	$V_{\rm Q}$ decreasing
Output	Undervoltage Reset Threshold Ad	justment	-				
5.7.2	Reset Adjust Switching Threshold	$V_{RADJ,th}$	1.26	1.36	1.44	V	$3.5 V \le V_Q < 5 V$
5.7.3	Reset Adjustment Range ¹⁾	$V_{\rm RT,range}$	3.50	-	4.65	V	-
Reset (Dutput RO		-				
5.7.4	Reset Output Low Voltage	V _{RO,low}	-	0.1	0.4	V	1 V $\leq V_Q \leq V_{RT}$ no external $R_{RO,ext}$
5.7.5	Reset Output Internal Pull-up Resistor to $V_{\rm Q}$	R _{RO}	10	20	40	kΩ	-
5.7.6	Optional Reset Output External Pull-up Resistor to $V_{\rm Q}$	R _{RO,ext}	5.6	-	-	kΩ	$1 \text{ V} \le V_{\text{Q}} \le V_{\text{RT}};$ $V_{\text{RO}} \le 0.4 \text{ V}$
Reset I	Delay Timing		-				
5.7.7	Delay Pin Output Voltage	VD	-	-	5	V	-
5.7.8	Power On Reset Delay Time	t _{rd}	17	28	35	ms	$C_{\rm D}$ = 100 nF Calculated Value: $t_{\rm rd}$ = $C_{\rm D}$ * $V_{\rm DU}$ / $I_{\rm D,c}$
5.7.9	Upper Delay Switching Threshold	V _{DU}	-	1.85	-	V	-
5.7.10	Lower Delay Switching Threshold	V _{DL}	-	0.50	-	V	-
5.7.11	Delay Capacitor Charge Current	$I_{\rm D,ch}$	-	8.0	-	μA	<i>V</i> _D = 1 V
5.7.12	Delay Capacitor Reset Discharge Current	$I_{\rm D,dch}$	-	70	-	mA	<i>V</i> _D = 1 V
5.7.13	Delay Capacitor Discharge Time	t _{rr,d}	-	1.9	3	μs	Calculated Value: $t_{\rm rr,d} = C_{\rm D}*(V_{\rm DU} - V_{\rm DL})/I_{\rm D,dch}$ $C_{\rm D} = 100 \text{ nF}$
5.7.14	Internal Reset Reaction Time	t _{rr,int}	-	14	20	μs	$C_{\rm D}$ = 0 nF ²⁾
5.7.15	Reset Reaction Time	t _{rr,total}	-	15.9	23	μs	Calculated Value: $t_{\rm rr,total} = t_{\rm rr,int} + t_{\rm rr,d}$ $C_{\rm D} = 100 \rm nF$

1) $V_{\rm RT}$ is scaled linearly, in case the Reset Switching Threshold is modified


2) parameter not subject to production test; specified by design




5.8 Typical Performance Characteristics Reset




Internal Reset Reaction Time $t_{\rm rr,int}$ versus Junction Temperature $T_{\rm i}$



Power On Reset Delay Time t_{rd} versus Junction Temperature T_i



Delay Capacitor Discharge Time $t_{\rm rr,d}$ versus Junction Temperature $T_{\rm i}$



23



5.9 Early Warning Function

The additional sense comparator provides an early warning function: Any voltage (e.g. the input voltage) can be monitored, an undervoltage condition is indicated by setting the comparator's output to low.




Figure 9 Sense Timing Diagram

Electrical Characteristics Early Warning Function

 $V_{\rm I}$ = 13.5 V, -40 °C $\leq T_{\rm j} \leq$ 150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	ol Limit Values			Unit	Conditions	
			Min.	Тур.	Max.			
Sense	Comparator Input				i			
5.9.1	Sense Threshold High	$V_{\rm SI,high}$	1.34	1.45	1.54	V	-	
5.9.2	Sense Threshold Low	$V_{\rm SI,low}$	1.26	1.36	1.44	V	-	
5.9.3	Sense Switching Hysteresis	$V_{\rm SI,hy}$	50	90	130	mV	$V_{\rm SI,hy}$ = $V_{\rm SI,high}$ - $V_{\rm SI,low}$	
5.9.4	Sense Input Current	I _{SI}	-1	-0.1	1	μA	-	




Electrical Characteristics Early Warning Function

 $V_{\rm I}$ = 13.5 V, -40 °C $\leq T_{\rm i} \leq$ 150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
Sense	Comparator Output		-				
5.9.5	Sense Output Low Voltage	V _{SO,low}	-	0.1	0.4	V	$V_{\rm SI} < V_{\rm SI,low}$ $V_{\rm I} > 5.5 \text{ V}$ no external $R_{\rm SO,ext}$
5.9.6	Sense Output Internal Pull-up Resistor to $V_{\rm Q}$	R _{SO}		20	40	kΩ	-
5.9.7	Optional Sense Output External Pull-up Resistor to $V_{\rm Q}$	R _{SO,ext}	5.6	-	-	kΩ	$V_{\rm I} > 5.5 \ {\rm V}$ $V_{\rm SO} \le 0.4 \ {\rm V}$

Typical Performance Characteristics Early Warning 5.10


Sense Thresholds $V_{\rm SI,high}$, $V_{\rm SI,low}$ versus Junction Temperature $T_{\rm J}$ 15_VSI_TJ.VSD 1,45 $V_{\rm SI,high}$ 1,4 1,35 $V_{\rm SI, low}$ 1,3 1,25 Σ V_{SI} 1,2 1,15





Package Outlines

6 Package Outlines





TLE42994

Package Outlines





Figure 11 PG-DSO-14



TLE42994

Package Outlines





Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: http://www.infineon.com/packages.

http://store.iiic.cc/



Revision History

7 Revision History

Revision	Date	Changes
1.1	2009-05-19	Updated version Data Sheet:
		Typing error corrected in Chapter 5.2 in conditions for graph " Output Capacitor Series Resistor ESR(CQ) versus Output Current IQ " on Page 15: " 10μ F" corrected to " 22μ F", no change done in specification of electrical parameters
1.0	2008-12-04	initial version Data Sheet

Edition 2009-05-19

Published by Infineon Technologies AG 81726 Munich, Germany © 2009 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.