





FEATURES

- 16-bit resolution
- 500kHz sampling rate
- Functionally complete
- Excellent dynamic performance
- 83dB SNR, –89dB THD
- No missing codes
- Small, 40-pin, TDIP package
- 3.5 Watts power dissipation
- On-board FIFO

PRODUCT OVERVIEW


The low-cost ADS-930 is a high-performance, 16-bit, 500kHz sampling A/D converter. This device accurately samples fullscale input signals up to Nyquist frequencies with no missing codes. The dynamic performance of the ADS-930 is optimized to achieve a THD of –89dB and an SNR of 83dB.

Packaged in a small, 40-pin, ceramic TDIP, the functionally complete ADS-930 contains a fast-set-tling sample-hold amplifier, a subranging (three-pass) A/D converter, an internal reference, an on-board FIFO, timing and control logic, three-state outputs and error-correction circuitry. Digital inputs/ outputs are TTL.

Requiring $\pm 15V$ and +5V supplies, the ADS-930 typically dissipates 3.5 Watts. The unit is offered with a bipolar input range of $\pm 5V$ or a unipolar input range of 0 to -10V. Models are available for use in either commercial (0 to $+70^{\circ}$ C) or HI-REL (-55 to $+125^{\circ}$ C) operating temperature ranges. Typical applications include radar, sonar, medical/graphic imaging, and FFT spectrum analysis.

	INPUT/OUTPUT CONNECTIONS								
PIN	FUNCTION	PIN	FUNCTION						
1	+10V REF. OUT	40	BIT 1 (MSB)						
2	BIPOLAR	39	BIT 1 (MSB)						
3	ANALOG INPUT	38	BIT 2						
4	ANALOG GROUND	37	BIT 3						
5	OFFSET ADJUST	36	BIT 4						
6	GAIN ADJUST	35	BIT 5						
7	+15V SUPPLY	34	BIT 6						
8	COMP. BITS	33	BIT 7						
9	ENABLE	32	BIT 8						
10	FIFO READ	31	BIT 9						
11	ANALOG GROUND	30	ANALOG GROUND						
12	-15V SUPPLY	29	BIT 10						
13	ANALOG GROUND	28	BIT 11						
14	OVERFLOW	27	BIT 12						
15	EOC	26	BIT 13						
16	+5V SUPPLY	25	BIT 14						
17	START CONVERT	24	DIGITAL GROUND						
18	DIGITAL GROUND	23	FIFO/DIR						
19	FSTAT1	22	BIT 15						
20	FSTAT2	21	BIT 16 (LSB)						

BLOCK DIAGRAM






Figure 1. ADS-930 Functional Block Diagram



16-Bit, 500kHz Sampling A/D Converters

-55 TO +125°C

ABSULUTE	= Maximum Ratings		P	HYSICAL/ENVIRU	NMENIAL		
PARAMETERS	LIMITS	UNITS	PARAMETERS	MIN.	TYP.	MAX.	UNITS
+15V Supply (Pin 7)	0 to +16	Volts	Operating Temp. Range, Cas	е			
-15V Supply (Pin 12)	0 to -16	Volts	ADS-930MC	0	_	+70	°C
+5V Supply (Pin 16)	0 to +6	Volts	ADS-930MM	-55	_	+125	°C
Digital Inputs (Pin 8, 9, 10, 17, 23)	-0.3 to $+V_{DD}$ $+0.3$	Volts	Thermal Impedance				
Analog Input (Pin 3)			θjc	_	4	_	°C/Watt
Unipolar	-12.5 to +12.5	Volts	θса	_	18	_	°C/Watt
Bipolar Lead Temperature (10 seconds)	-7.5 to +12.5 +300	Volts °C	Storage Temperature Range	-65	_	+150	°C
Lead Temperature (10 Seconds)	+300 0	C	Package Type	40-pir	n, metal-sea	aled, ceramic	TDIP
			Weight	0.560	unces (16 (grams)	

0 TO +70°C

FUNCTIONAL SPECIFICATIONS

 $(T_A = +25^{\circ}C, \pm V_{CC} = \pm 15V + V_{DD} = +5V, 500$ kHz sampling rate, and a minimum 5 minute warmup ① unless otherwise specified.) +25°C

		+25°C			0 10 +/0°C			-55 IU +125°(j ,	
ANALOG INPUTS	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Input Voltage Range										
Bipolar	_	±5	_	_	±5	_	_	±5	_	Volts
Unipolar	_	0 to -10	_	_	0 to -10	_	_	0 to -10	_	Volts
Input Resistance	1.4	1.5	1.7	1.4	1.5	1.7	1.4	1.5	1.7	kΩ
Input Capacitance		7	15	_	7	15		7	15	pF
, ,		,	10			10			10	ρι
DIGITAL INPUTS										
Logic Levels	0.0			0.0						
Logic "1"	+2.0	_	_	+2.0		_	+2.0	_	_	Volts
Logic "0"	_	_	+0.8	_	_	+0.8	_	_	+0.8	Volts
Logic Loading "1"	_	_	+20	_		+20	_	_	+20	μA
Logic Loading "0" ②		_	-20		_	-20		_	-20	μΑ
Start Convert Positive Pulse Width ③	175	200	215	175	200	215	175	200	215	ns
STATIC PERFORMANCE										
Resolution	_	16	_		16		_	16	_	Bits
Integral Nonlinearity (fin = 10kHz)	_	±1.0		_	±1.5		_	±2.0	_	LSB
Differential Nonlinearity (fin = 10kHz)	_	±0.75		_	±1.0		_	±1.5	_	LSB
Full Scale Absolute Accuracy	_	±0.05	±0.18	_	±0.2	±0.5	_	±0.5	±0.8	%FSR
Jnipolar Zero Error (Tech Note 2)	_	±0.05	±0.085	_	±0.1	±0.2	_	±0.2	±0.3	%FSR
Bipolar Zero Error (Tech Note 2)	_	±0.05	±0.085	_	±0.15	±0.25	_	±0.25	±0.5	%FSR
Bipolar Offset Error (Tech Note 2)	_	±0.05	±0.15	_	±0.1	±0.25	_	±0.25	±0.5	%FSR
Gain Error (Tech Note 2)	_	±0.1	±0.15	_	±0.15	±0.35	_	±0.25	±0.65	%FSR
lo Missing Codes (fin = 10kHz)	16	_	_	16	_	_	16	_	_	Bits
YNAMIC PERFORMANCE										
Peak Harmonics (-0.5dB)										
dc to 100kHz	_	-91	_	_	- 91	_	_	-87	_	dB
00kHz to 250kHz	_	-86	_	_	-86		_	- 84	_	dB
Total Harmonic Distortion (–0.5dB)										
dc to 100kHz	_	-89	-81	_	-89	-81	_	-85	-76	dB
100kHz to 250kHz	_	-84	_	_	- 84	_	_	- 82	_	dB
Signal-to-Noise Ratio		<u> </u>								
w/o distortion, –0.5dB)										
Ic to 100kHz	81	83	_	81	83		75	80	_	dB
00kHz to 250kHz	_	80	_	_	80		_	79	_	dB
Signal-to-Noise Ratio ④										
(& distortion, -0.5dB)										
dc to 100kHz	78	81	_	77	81		72	78	_	dB
100kHz to 250kHz	_	78	_		78			76	_	dB
wo-tone Intermodulation										
Distortion (fin = 100kHz,										
240kHz, fs = 500kHz, -0.5dB)	_	-82	_	_	-82	_	_	-81	_	dB
loise	_	150	_	_	150	_	_	150	_	μVrms
nput Bandwidth (–3dB)										
Small Signal (-20dB input)	_	2	_	_	2	_	_	2	_	MHz
Large Signal (-0.5dB input)		1.1		_	1.1			1.1		MHz
eedthrough Rejection (fin = 250kHz)	_	-96		_	-96	_	_	-96	_	dB
Slew Rate		±80	_	_	±80	_	_	±80	_	V/µs
Aperture Delay Time	_	±10		_	±10	_	_	±10	_	ns
Aperture Uncertainty	_	50		_	50	_	_	50	_	ps rms
S/H Acquisition Time										
(to ±0.003%FSR, 10V step)		680	720	_	680	720		680	720	ns
Overvoltage Recovery Time ⑤		600	1000	_	600	1000	_	600	1000	ns
VD Conversion Rate	500	_	_	500	_	_	500	_	_	kHz
VD CONVENSION NAIR										



16-Bit, 500kHz Sampling A/D Converters

		+25°C			0 to +70°C		_	-55 to +125°	PC .	
ANALOG OUTPUT	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
	IVIIIV.	HIF.	IVIAA.	IVIIIN.	Hr.	IVIAA.	IVIIIV.	i ir.	IVIAA.	UNITS
Internal Reference	. 0.05	+10.0	. 10.05	+9.95	. 10.0	. 10.05	. 0.05	+10.0	. 10.05	Volts
Voltage Drift	+9.95		+10.05		+10.0	+10.05	+9.95		+10.05	
External Current	_	±10	1	_	±10	_	_	±10		ppm/°C
			ı			ı			1	mA
DIGITAL OUTPUTS										
Logic Levels										
Logic "1"	+2.4	_	_	+2.4	_	_	+2.4	_	_	Volts
Logic "0"	_	_	+0.4	_	_	+0.4	_	_	+0.4	Volts
Logic Loading "1"	_	_	-4	_	_	-4	_	_	-4	mA
Logic Loading "0"	_	_	+4	_	_	+4	_	_	+4	mA
Delay, Falling Edge of ENABLE to										
Output Data Valid			10			10			10	ns
Output Coding		Comp	lementary Off	set Binary; Co	omplementar	y Two's Comp	olement, Offse	et Binary, Two	o's Complem	ent
POWER REQUIREMENTS										
Power Supply Ranges										
+15V Supply	+14.5	+15.0	+15.5	+14.5	+15.0	+15.5	+14.5	+15.0	+15.5	Volts
–15V Supply	-14.5	-15.0	-15.5	-14.5	-15.0	-15.5	-14.5	-15.0	-15.5	Volts
+5V Supply	+4.75	+5.0	+5.25	+4.75	+5.0	+5.25	+4.75	+5.0	+5.25	Volts
Power Supply Currents										
+15V Supply	_	+110	+130	_	+110	+130	_	+110	+130	mA
–15V Supply	_	-100	-125	_	-100	-125	_	-100	-125	mA
+5V Supply		+80	+90		+80	+90		+80	+90	mA
Power Dissipation	_	3.5	4.25		3.5	4.25	_	3.5	4.25	Watts
Power Supply Rejection	_	_	±0.02			±0.02	_	_	±0.02	%FSR/%V

Footnotes:

- ① All power supplies must be on before applying a start convert pulse. All supplies and the clock (START CONVERT) must be present during warmup periods. The device must be continuously converting during this time.
- ② When COMP. BITS (pin 8) is low, logic loading "0" will be -350μA.
- ③ A 200ns wide start convert pulse is used for all production testing. For applications requiring less than a 500kHz sampling rate, wider start convert pulses can be used.

Effective bits is equal to:

(SNR + Distortion) – 1.76 + 20 log Full Scale Amplitude
Actual Input Amplitude

6.02

TECHNICAL NOTES

Obtaining fully specified performance from the ADS-930 requires careful
attention to pc-card layout and power supply decoupling. The device's analog and digital ground systems are connected to each other internally. For
optimal performance, tie all ground pins (4, 11, 13, 18, 24 and 30) directly
to a large analog ground plane beneath the package.

Bypass all power supplies and the +10V reference output to ground with $4.7\mu F$ tantalum capacitors in parallel with $0.1\mu F$ ceramic capacitors. Locate the bypass capacitors as close to the unit as possible.

- 2. The ADS-930 achieves its specified accuracies without the need for external calibration. If required, the device's small initial offset and gain errors can be reduced to zero using the adjustment circuitry shown in Figure 2. When using this circuitry, or any similar offset and gain calibration hardware, make adjustments following warmup. To avoid interaction, always adjust offset before gain. Tie pins 5 and 6 to ANALOG GROUND (pin 4) if not using offset and gain adjust circuits.
- Pin 8 (COMP. BITS) is used to select the digital output coding format of the ADS-930. See Tables 3a and 3b. When this pin has a TTL logic "0" applied, it complements all of the ADS-930's digital outputs.

When pin 8 has a logic "1" applied and the ADS-930 is operated within its unipolar (0 to -10V) input range, the output coding is straight binary. Apply-

ing a logic "0" to pin 8 under these conditions changes the output coding to complementary binary.

When pin 8 has a logic "1" applied and the ADS-930 is operated within its bipolar (\pm 5V) input range, the output coding is offset binary. Applying a logic "0" to pin 8 under these conditions changes the coding to complementary offset binary. Using the $\overline{\text{MSB}}$ output (pin 40) instead of the MSB output (pin 39) under these conditions changes the respective output codings to two's complement and complementary two's complement.

Pin 8 is TTL-compatible and can be directly driven with digital logic in applications requiring dynamic control over its function. There is an internal pull-up resistor on pin 8 allowing it to be either connected to +5V or left open when a logic "1" is required.

- To enable the three-state outputs, connect ENABLE (pin 9) to a logic "0" (low). To disable, connect pin 9 to a logic "1" (high).
- Applying a start convert pulse while a conversion is in progress (EOC = logic "1") will initiate a new and probably inaccurate conversion cycle.
- Do not enable/disable or complement the output bits or read from the FIFO during the conversion process (from the falling edge of START CONVERT to the falling edge of EOC).





INTERNAL FIFO OPERATION

The ADS-930 contains an internal, user-initiated, 18-bit, 16- word FIFO memory. Each word in the FIFO contains the 16 data bits as well as the $\overline{\rm MSB}$ and OVERFLOW bits. Pins 23 (FIFO/ $\overline{\rm DIR}$) and 10 (FIFO READ) control the FIFO's operation. The FIFO's status can be monitored by reading pins 19 (FSTAT1) and 20 (FSTAT2).

When pin 23 (FIFO/ \overline{DIR}) has a logic "1" applied, the FIFO is inserted into the digital data path. When pin 23 has a logic "0" applied, the FIFO is transparent, and the output data goes directly to the output three-state register (whose operation is controlled by pin 9 (\overline{ENABLE})). Read and write commands to the FIFO are ignored when the ADS-930 is operated in the "direct" mode. It takes a maximum of 20ns to switch the FIFO in or out of the ADS-930's operation.

FIFO WRITE and READ Modes

Once the FIFO has been enabled (pin 23 high), digital data is automatically written to it, regardless of the status of FIFO READ (pin 10). Assuming the FIFO is initially empty, it will accept data (18-bit words) from the next 16 consecutive A/D conversions. As a precaution, pin 10 (which controls the FIFO's READ function) should not be low when data is first written to an empty FIFO.

When the FIFO is initially empty, digital data from the first conversion (the "oldest" data) appears at the output of the FIFO immediately after the first conversion has been completed and remains there until the FIFO is read.

If the output three-state register has been enabled (logic "0" applied to pin 9), data from the first conversion will appear at the output of the ADS-930. Attempting to write a 17th word to a full FIFO will result in that data, and any subsequent conversion data, being lost.

Once the FIFO is full (indicated by FSTAT1 and FSTAT2 both = "1"), it can be read by dropping the FIFO READ line (pin 10) to a logic "0" and then applying a series of 15 rising edges to the read line. Since the first data word is already present at the FIFO output, the first read command (the first rising edge applied to FIFO READ) will bring data from the second conversion to the output. Each subsequent read command/rising edge brings the next word to the output lines.

If a read command is issued after the FIFO has been emptied, the last word (the 16th conversion) will remain present at the outputs.

FIFO Reset Feature

At any time, the FIFO can be reset to an empty state by putting the ADS-930 into its "direct" mode (logic "0" applied to pin 23, FIFO/ $\overline{\text{DIR}}$) and also applying a logic "0" to the FIFO READ line (pin 10). The empty status of the FIFO will be indicated by FSTAT1 going to a "0" and FSTAT2 going to a "1". The status outputs will change 40ns after the control signals have been applied.

FIFO Status, FSTAT1 and FSTAT2

The status of the data in the FIFO can be monitored by reading the two status pins, FSTAT1 (pin 19) and FSTAT2 (pin 20).

<u>CONTENTS</u>	FSTAT1	FSTAT2
Empty (0 words)	0	1
<half (≤7="" full="" td="" words)<=""><td>0</td><td>0</td></half>	0	0
half-full or more (≥8 words)	1	0
Full (16 words)	1	1

DELAY	PIN	TRANSITION	MIN.	TYP.	MAX.	UNITS
Direct mode to FIFO enabled	23	01	-	10	20	ns
FIFO enabled to direct mode	23	1-1-0	-	10	20	ns
FIFO READ to output data valid	10	01	-	-	40	ns
FIFO READ to status update when changing from <half (1="" empty<="" full="" td="" to="" word)=""><td>10</td><td>1 —0</td><td>_</td><td>_</td><td>28</td><td>ns</td></half>	10	1 —0	_	_	28	ns
FIFO READ to status update when changing from ≥half full (8 words) to <half (7="" full="" td="" words)<=""><td>10</td><td>01</td><td>_</td><td>_</td><td>110</td><td>ns</td></half>	10	01	_	_	110	ns
FIFO READ to status update when changing from full (16 words) to ≥half full (15 words)	10	01	_	_	190	ns
Falling edge of EOC to status update when writing first word into empty FIFO	15	10	_	-	190	ns
Falling edge of EOC to status update when changing FIFO from <half (7="" (8="" full="" td="" to="" words)="" words)<="" ≥half=""><td>15</td><td>10</td><td>_</td><td>_</td><td>110</td><td>ns</td></half>	15	10	_	_	110	ns
Falling edge of EOC to status update when filling FIFO with 16th word	15	10	_	_	28	ns

Table 1. FIFO Delays



CALIBRATION PROCEDURE (Refer to Figure 2 and Tables 3a and 3b)

Connect the converter per Table 2 for the appropriate input voltage range. Any offset/gain calibration procedures should not be implemented until the device is fully warmed up. To avoid interaction, adjust offset before gain. The ranges of adjustment for the circuits in Figure 2 are guaranteed to compensate for the ADS-930's initial accuracy errors and may not be able to compensate for additional system errors.

A/D converters are calibrated by positioning their digital outputs exactly on the transition point between two adjacent digital output codes. This is accomplished by connecting LED's to the digital outputs and performing adjustments until certain LED's "flicker" equally between on and off. Other approaches employ digital comparators or microcontrollers to detect when the outputs change from one code to the next.

For the ADS-930, offset adjusting is normally accomplished when the analog input is 0 minus $\frac{1}{2}$ LSB (–76 μ V). See Table 3b for the proper bipolar and unipolar output coding.

Gain adjusting is accomplished when the analog input is at nominal full scale minus $1\frac{1}{2}$ LSB's (-9.999771V for unipolar and +4.999771V for bipolar).

Note: Connect pin 5 to ANALOG GROUND (pin 4) for operation without zero/offset adjustment. Connect pin 6 to pin 4 for operation without gain adjustment.

INPUT RANGE	INPUT PIN	TIE TOGETHER
0 to -10V	Pin 3	Pins 2 and 4
±5V	Pin 3	Pins 1 and 2

Table 2. Input Connections

OUTPUT FORMAT	PIN 8 LOGIC LEVEL
Straight Binary	1
Complementary Binary	0
Complementary Offset Binary	0
Offset Binary	1
Complementary Two's Complement (Using MSB, pin 40)	0
Two's Complement (Using MSB, pin 40)	1


Table 3a. Setting Output Coding Selection (Pin 8)

Zero/Offset Adjust Procedure

- Apply a train of pulses to the START CONVERT input (pin 17) so that the converter is continuously converting.
- For unipolar or bipolar zero/offset adjust, apply –76.3μV to the ANALOG INPUT (pin 3).
- 3. For a bipolar input adjust the offset potentiometer until the code flickers between 1000 0000 0000 0000 and 0111 1111 1111 1111 with pin 8 tied high (offset binary) or between 0111 1111 1111 1111 and 1000 0000 0000 0000 with pin 8 tied low (complementary offset binary).

For a unipolar input - adjust the offset potentiometer until all output bits are 0's and the LSB flickers between 0 and 1 with pin 8 tied high (straight binary) or until all output bits are 1's and the LSB flickers between 0 and 1 with pin 8 tied low (complementary binary).

 Two's complement coding requires using BIT 1 (MSB) (pin 40). With pin 8 tied high, adjust the trimpot until the output code flickers between all 0's and all 1's.



STRAIGHT BIN. **COMP. BINARY** OUTPUT CODING UNIPOLAR INPUT RANGE 0 to INPUT RANGE **BIPOLAR** SCALE -10V **MSB** LSB **MSB** LSB MSB LSB MSB LSB ±5V **SCALE** -FS +1 LSB -9.999847 1111 1111 1111 1111 0000 0000 0000 0000 0111 1111 1111 1111 1000 0000 0000 0000 +4.999847 +FS-1LSB LSB "1" to "0" LSB "0" to "1" LSB "1" to "0" LSB "0" to "1" +FS -1 1/2 LSB -FS +1 1/2 LSB -9.999771 +4.999771 -7/8 FS -8.750000 1110 0000 0000 0000 0001 1111 1111 1111 0110 0000 0000 0000 1001 1111 1111 1111 +3.750000 +3/4 FS -3/4 FS -7.500000 1100 0000 0000 0000 0011 1111 1111 1111 0100 0000 0000 0000 1011 1111 1111 1111 +2.500000 +1/2 FS -1/2FS -5.000000 1000 0000 0000 0000 0111 1111 1111 1111 0000 0000 0000 0000 1111 1111 1111 1111 0.000000 0 -1/2FS -1/2LSB -4.999924 0111 1111 1111 1111 1000 0000 0000 0000 1111 1111 1111 1111 0000 0000 0000 0000 -0.000076 -1/2 LSB -2.500000 -1/4FS 0100 0000 0000 0000 1011 1111 1111 1111 1100 0000 0000 0000 0011 1111 1111 1111 -2.500000-1/2 FS -1/8FS -1.250000 0010 0000 0000 0000 1101 1111 1111 1111 1010 0000 0000 0000 0101 1111 1111 1111 -3.750000 -3/4 FS -1 LSB -0.000153 0000 0000 0000 0001 1111 1111 1111 1110 1000 0000 0000 0001 0111 1111 1111 1110 -4.999847 -FS +1 LSB -1/2LSB LSB "0" to "1" LSB "1" to "0' LSB "0" to "1" LSB "1" to "0" -4.999924 -FS + 1/2 LSB -0.000076 0.000000 0000 0000 0000 0000 1111 1111 1111 1111 1000 0000 0000 0000 01111111 1111 1111 -5.000000 -FS COMP. OFF. BIN. **OFFSET BINARY** COMP. TWO'S COMP. TWO'S COMP.

Table 3b. Output Coding



Gain Adjust Procedure

- Apply +4.999771V to the ANALOG INPUT (pin 3) for bipolar gain adjust or apply -9.999771V to pin 3 for unipolar gain adjust.
- For a unipolar input adjust the gain potentiometer until all output bits are 1's and the LSB flickers between a 1 and 0 with pin 8 tied high (straight binary) or until all output bits are 0's and the LSB flickers between a 1 and 0 with pin 8 tied low (complementary binary).
 - For a bipolar input adjust the gain potentiometer until all output bits are 1's and the LSB flickers between a 1 and 0 with pin 8 tied low (complementary offset binary) or until all output bits are 0's and the LSB flickers between a 1 and 0 ith pin 8 tied high (offset binary).
- Two's complement coding requires using pin 40. With pin 8 tied high, adjust the gain trimpot until the output code flickers equally between 1000 0000 0000 0000 and 1000 0000 0000 0001.

THERMAL REQUIREMENTS

All DATEL sampling A/D converters are fully characterized and specified over operating temperature (case) ranges of 0 to $+70^{\circ}$ C and -55 to $+125^{\circ}$ C. All room-temperature (TA = $+25^{\circ}$ C) production testing is performed without the use of heat sinks or forced-air cooling. Thermal impedance figures for each device are listed in their respective specification tables.

These devices do not normally require heat sinks, however, standard precautionary design and layout procedures should be used to ensure devices do not overheat. The ground and power planes beneath the package, as well as all pcb signal runs to and from the device, should be as heavy as possible to help conduct heat away from the package. Electrically insulating, thermally conductive "pads" may be installed underneath the package. Devices should be soldered to boards rather than "socketed", and of course, minimal air flow over the surface can greatly help reduce the package temperature.




Figure 3. ADS-930 Timing Diagram






Figure 4. FFT Analysis of ADS-930







MECHANICAL DIMENSIONS - INCHES (mm)



ORDERING INFORMATION								
MODEL Number	OPERATING TEMP. RANGE	ANALOG INPUT	T ACCESSORIES					
ADS-930MC	0 to +70°C	0 to -10V, ±5V	ADS-EVAL3	Evaluation Board (without ADS-930)				
ADS-930MM	−55 to +125°C	0 to -10V, ±5V	HS-40	Heat Sink for all ADS-930 models				

Receptacles for pc board mounting can be ordered through AMP, Inc., part # 3-331272-8 (Component Lead Socket), 40 required. For MIL-STD-883 product, or surface mount packaging, contact DATEL.

DATEL is a registered trademark of Murata Power Solutions, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1151 USA ITAR and ISO 9001/14001 REGISTERED

Murata Power Solutions, Inc. makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice.

🤊 2011 Murata Power Solutions, Inc

www.datel.com • e-mail: help@datel.com