# Le7942B

# Subscriber Line Interface Circuit

# DISTINCTIVE CHARACTERISTICS

- Programmable constant-current feed
- Receive current gain = 500
- Programmable loop-detect threshold
- Low standby power
- Performs polarity reversal
- Ground-key detector
- Pin for external ground-key noise filter capacitor
- Test relay driver option
- **BLOCK DIAGRAM**

- Compatible with Le7942 Device
- Tip Open state for ground-start lines
- -19 V to -58 V battery operation
- Ideal for PBX and KTS applications
- On-chip switching regulator for low-power dissipation
- Can be used with or without the on-chip switching regulator

Legerity

On-hook transmission





### **ORDERING INFORMATION**

#### **Standard Products**

Legerity standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



**Note:** The green package meets RoHS Directive 2002/95/EC of the European Council to minimize the environmental impact of electrical equipment.

Valid Combinations	
Green Package	
Le7942BDJC	
Le7942B–1DJC	
Le7942B–2DJC	
Non-Green Package	
Le7942BJC	
Le7942B-1JC	
Le7942B-2JC	

#### Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local Legerity sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on Legerity's standard military–grade products.

# CONNECTION DIAGRAMS

**Top View** 



Notes:

- 1. Pin 1 is marked for orientation.
- 2. TP is a thermal conduction pin tied to substrate (QBAT).

Legeritu



## PIN DESCRIPTIONS

Pin Names	Туре	Description
AGND/DGND	Gnd	Analog and Digital ground.
A (TIP)	Output	Output of A(TIP) power amplifier.
BGND	Gnd	Battery (power) ground.
B (RING)	Output	Output of B(RING) power amplifier.
C3–C1	Input	Decoder. TTL compatible. C3 is MSB and C1 is LSB.
C4	Input	Test Relay Driver Command. TTL compatible. A logic Low enables the driver.
CAS	Capacitor	Anti-saturation pin for capacitor to filter reference voltage when operating in anti-saturation region.
CHCLK	Input	Chopper Clock. Input to switching regulator (TTL compatible). Freq = 256 kHz (typ). (See Note 1).
CHS	Input	Chopper Stabilization. (See Note 1) Connection for external chopper stabilizing components.
DA	Input	Ring-trip negative. Negative input to ring-trip comparator.
DB	Input	Ring-trip positive. Positive input to ring-trip comparator.
DET	Output	Switchhook detector. When enabled, a logic Low indicates the selected detector is tripped. The detector is selected by the logic inputs (C3–C1, E1). The output is open-collector with a built-in 15 k $\Omega$ pull-up resistor.
E1	Input	Ground-Key Enable. E1 = High connects the ground-key detector to $\overline{DET}$ . E1 = Low connects the off-hook or ring-trip detector to $\overline{DET}$ .
GKFIL	—	Connection for external ground-key, noise-filter capacitor. (See Note 2.)
HPA	Capacitor	High-Pass Filter Capacitor. A(TIP) side of high-pass filter capacitor.
НРВ	Capacitor	High-Pass Filter Capacitor. B(RING) side of high-pass filter capacitor.
L	Output (See Note 1)	Switching Regulator Power Transistor. Connection point for filter inductor and anode of Switching Regulator Power Transistor. Connection point for filter inductor and anode of catch diode. Has up to 60 V of pulse waveform on it and must be isolated from sensitive circuits. Keep the diode connections short because of the high currents and high di/dt.
QBAT	Battery	Quiet Battery. (See Note 1). Filtered battery supply for the signal processing circuits.
RD	Resistor	Detector resistor. Detector threshold set and filter pin. May be connected to ground or -5V.
RDC	Resistor	DC feed resistor. Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN).
RINGOUT	Output	Ring Relay Driver. Open-collector driver with emitter internally connected to BGND. (See Note 3)
RSN	Input	Receive Summing Node. The metallic current (AC and DC) between A(TIP) and B(RING) is equal to 500 x the current into this pin. The networks that program receive gain, two-wire impedance, and feed current all connect to this node.
TESTOUT	Output	Test Relay Driver. Open collector driver with emitter internally connected to BGND. (See Note 3)
TP	Thermal	Thermal pin. Connection for heat dissipation. Internally connected to substrate (QBAT). Leave as open circuit or connected to QBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation.
VBAT	Battery	Battery supply.
VCC	Power	+5 V power supply.
VBREF	Power	Reference voltage. No current on the pin. May be connected to QBAT or -5 V.
VREG	Input	Regulated Voltage. (See Note 1.) Provides negative power supply for power amplifiers. Connection point for inductor, filter capacitor, and chopper stabilization.
VTX	Output	Transmit Audio. This output is a unity gain version of the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network.

#### Notes:

1. All pins, except CHCLK, connect to VBAT when using SLIC without a switching regulator. CHCLK is connected to AGND/ DGND.

2. To prevent noise pickup by the detection circuits when using Ground-Key Detect state (E1 = logical 1), a 3300 pF minimum bypass capacitor is recommended between the GKFIL pin and ground.

3. Each relay driver has a zener clamp to BGND.

# Legerity

### **ABSOLUTE MAXIMUM RATINGS**

Storage temperature	-55°C to +150°C
$V_{CC}$ with respect to AGND/DGND	–0.4 V to +7.0 V
$V_{\text{EE}}$ with respect to AGND/DGND $\ldots$	+0.4 V to QBAT
$V_{\text{BAT}}$ with respect to AGND/DGND	+0.4 V to –70 V
<b>Note:</b> Rise time of $V_{BAT}$ (dv/dt) must be lin less when $Q_{BAT}$ bypass = 0.33 $\mu$ F.	mited to 27 V/μs or
BGND with respect to AGND/DGND .	+1.0 V to –3.0 V
A(TIP) or B(RING) to BGND:	
Continuous	–70 V to +1.0 V
10 ms (f = 0.1 Hz)	–70 V to +5.0 V
$1 \ \mu s \ (f = 0.1 \ Hz) \ \dots \ \dots$	.–90 V to +10 V
250 ns (f = 0.1 Hz)	–120 V to +15 V
Current from A(TIP) or B(RING)	±150 mA
Voltage on RINGOUT, TESTOUT	.BGND to + 7 V
Voltage on RINGOUT, TESTOUT (trai	nsient)
· · · · · · · · · · · · · · · · · · ·	BGND to +10 V
Current through relay drivers	60 mA
Voltage on ring-trip inputs	
(DA and DB)	$V_{\text{BAT}}$ to 0 V
Current into ring-trip inputs	±10 mA
Peak current into regulator	
switch (L pin)	150 mA
Switcher transient peak off	
voltage on L pin	+1.0 V
C4–C1. E1. CHCLK to	
AGND/DGND0.4	V to $V_{CC}$ + 0.4 V
Maximum power dissipation, $T_{\Delta}$ (see I	note)70°C
In 32-pin PLCC package	1.74 W

**Note:** Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never be exposed to this temperature. Operation above 145°C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.

Stresses above those listed under Absolute Maximum Ratings cancause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

# **OPERATING RANGES**

#### Commercial (C) Devices

Ambient temperature	0°C to +70°C*
V <sub>CC</sub>	4.75 V to 5.25 V
V <sub>EE</sub>	–4.75 V to QBAT
V <sub>BAT</sub>	–19 V to –58 V**
AGND/DGND	0 V
BGND with respect to AGND/DGND	100 mV to +100 mV
Load Resistance on VTX to groun	d $\ldots$ 10 k $\Omega$ min

The Operating Ranges define those limits between which the functionality of the device is guaranteed.

\*Legerity guarantees the performance of this device over commercial (0 to 70°C) and industrial (-40 to 85 °C) temperature ranges by conducting electrical characterization over each range and by conducting a production test with single insertion coupled to periodic sampling. These characterization and test procedures comply with section 4.6.2 of Bellcore TR-TSY-000357 Component Reliability Assurance Requirements for Telecommunications Equipment.

\*\*Can be used without switching regulator components in this range of battery voltages, provided maximum power dissipation specifications are not exceeded.

#### Package Assembly

The non-green package devices are assembled with industry-standard mold compounds, and the leads possess a tin/lead (Sn/Pb) plating. These packages are compatible with conventional SnPb eutectic solder board assembly processes. The peak soldering temperature should not exceed 225°C during printed circuit board assembly.

The green package devices are assembled with enhanced environmental compatible lead-free, halogen-free, and antimony-free materials. The leads possess a matte-tin plating which is compatible with conventional board assembly processes or newer lead-free board assembly processes. The peak soldering temperature should not exceed 245°C during printed circuit board assembly.

Refer to IPC/JEDEC J-Std-020B Table 5-2 for the recommended solder reflow temperature profile



# **ELECTRICAL CHARACTERISTICS**

Description	Test Conditions (See Note 1)	Grade	Min	Тур	Max	Unit	Note
Analog (V <sub>TX</sub> ) output impedance		all	3	_		Ω	4
Analog (V <sub>TX</sub> ) output offset	0°C to +70°C	-1 -2	-35 -35 -30	_	+35 +35 +30	m)/	_
	–40°C to +85°C	-1 -2	-40 -40 -35	_	+40 +40 +35	ΠV	4
Analog (RSN) input impedance	300 Hz to 3.4 kHz	all		1	20		
Longitudinal impedance at A or B		all	_	—	35	Ω	_
Overload level	4-wire 2-wire	all	-2.5	_	+2.5	Vpk	2
Transmission Performance, 2-	Wire Impedance (See Test Circu	it D)					
2-wire return loss	300 to 3400 Hz	all	26	—	—	dB	4, 10
Longitudinal Balance (2-Wire a	and 4-Wire, See Test Circuit C); I	R <sub>L</sub> = 600 9	Ω				
	200 Hz to 1 kHz normal polarity 0°C to +70°C normal polarity –40°C to +85°C reverse polarity	-1 -2 -2 -2	52 52 63 58 54	_	_		1, 2 1, 2, 4 1, 2
Longitudinal to metallic L-T, L-4	1 kHz to 3.4 kHz normal polarity 0°C to +70°C normal polarity –40°C to +85°C reverse polarity	-1 -2 -2 -2	52 52 58 54 54	_		dB	1, 2 1, 2, 4 1, 2
Longitudinal signal generation 4-L	300 Hz to 800 Hz Reverse polarity	-1 -2	40 40 42	_			
Longitudinal current capability per wire	Active state OHT state	all	_	28 18	_	mArms	4
Insertion Loss (4- to 2-Wire, See Test Circuit B) BAT = –48 V, $R_{LDC}$ = $R_{LAC}$ = 600 $\Omega$ ; BAT = –24 V, $R_{LDC}$ = 300 $\Omega$ , $R_{LAC}$ = 600 $\Omega$							
	0 dBm, 1 kHz 0°C to +70°C	-1 -2	0.15 0.15 0.10	_	+0.15 +0.15 +0.10		
Cantacounacy	0 dBm, 1 kHz –40°C to +85°C	-1 -2	-0.20 -0.20 -0.15	_	+0.20 +0.20 +0.15	dB	4
Variation with frequency	300 Hz to 3400 Hz Relative to 1 kHz 0°C to +70°C	-1 -2	-0.15 -0.15 -0.10		+0.15 +0.15 +0.10	dD	
	300 Hz to 3400 Hz Relative to 1 kHz –40°C to +85°C	-1 -2	-0.20 -0.20 -0.15	_	+0.20 +0.20 +0.15		4

Legerity

# ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Grade	Min	Тур	Max	Unit	Note	
	0°C to +70°C +7 dBm to –55 dBm Reference: –0 dBm	all	-0.10		+0.10			
Gain tracking	–40°C to +85°C +7 dBm to –55 dBm Reference: –0 dBm	all –0.15			+0.15	dB	4	
Insertion Loss and Balance Return Signal (2- to 4-Wire and 4- to 4-Wire, See Test Circuits A and B) BAT = –48 V, $R_{LDC} = R_{LAC} = 600 \Omega$ ; BAT = –24 V, $R_{LDC} = 300 \Omega$ , $R_{LAC} = 600 \Omega$								
	0 dBm, 1 kHz 0°C to +70°C	-1 -2	6.17 6.17 6.12	-6.02	5.87 5.87 5.92		3 3 3	
Gain accuracy	0 dBm, 1 kHz –40°C to +85°C	-1 -2	6.22 6.22 6.17	-6.02	-5.82 -5.82 -5.87		3, 4 3, 4 3, 4 3, 4	
Variation with frequency	300 Hz to 3400 Hz Relative to 1 kHz 0°C to +70°C	all	-0.10		+0.10	dB	3	
variation with nequency	300 Hz to 3400 Hz Relative to 1 kHz –40°C to +85°C	all	-0.15		+0.15	ŭB	3, 4	
Gain tracking	0°C to +70°C +3 dBm to –55 dBm Reference: 0 dBm	all	-0.10		+0.10		3	
Can tracking	<ul> <li>−40°C to +85°C</li> <li>+3 dBm to –55 dBm</li> <li>Reference: 0 dBm</li> </ul>	all	-0.15		-0.15		3, 4	
Group delay	f = 1 kHz	all		5.3		μS	4, 12	
Total Harmonic Distortion (2- t BAT = -48 V, R <sub>LDC</sub> = R <sub>LAC</sub> = 60	o 4-Wire and 4- to 2-Wire, See To 0 $\Omega$	est Circui	its A and	В)				
Harmonic distortion	0 dBm	all		-64	-50	dD		
300 Hz to 3400 Hz	+7 dBm	all		-55	55 –40 di		6	
Idle Channel Noise BAT = –48 V, R <sub>LDC</sub> = R <sub>LAC</sub> = 600 Ω; BAT = –24 V, R <sub>LDC</sub> = 300 Ω, R <sub>LAC</sub> = 600 Ω								
C-message weighted noise	2-wire, 0°C to +70°C 2-wire, -40°C to +85°C	all		+7	+10 +12	dBmc	4 4	
Psophometric weighted noise	2-wire, 0°C to +70°C 2-wire, -40°C to +85°C	all		-83	80 78	dBmp	4	
Single Frequency Out-of-Band	Single Frequency Out-of-Band Noise (See Test Circuit E)							
Metallic	4 kHz to 9 kHz 9 kHz to 1 MHz 256 kHz and harmonics**	all		-76 -76 -63		dDate	4 4, 5, 8 4, 5	
Longitudinal	1 kHz to 15 kHz Above 15 kHz 256 kHz and harmonics**	all		-70 -85 -57		aBW	4 4, 5, 8 4, 5	
Note: **Applies only when switching re	gulator is used.							



# ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Grade	Min	Тур	Max	Unit	Note
Line Characteristics (See Figu	res 1a, 1b, 1c)						1
Short loops, Active state		all 31.8 34.4 37.0		37.0		4, 9 4 —	
Long loops, Active state		all	20.0 23.0 18.0			mA	4, 9 4 —
OHT state	$\begin{array}{l} V_{BAT} \texttt{=} -24 \; V, \; R_{LDC} \texttt{=} \; \texttt{300} \; \Omega \\ V_{BAT} \texttt{=} -48 \; V, \; R_{LDC} \texttt{=} \; \texttt{600} \; \Omega \end{array}$	all	31.4	34.4	37.4		4, 9
Loop current	Tip Open state, $R_L = 0 \Omega$ Disconnect state, $R_L = 0 \Omega$	all			1.0		
$I_L LIM (I_{Tip} and I_{Ring})$	Tip and ring shorted to GND	all		70	120		
Power Dissipation Battery, No	rmal Loop Polarity						
On-hook Open Circuit state	$V_{BAT}$ = -24 V, w/o switching reg. $V_{BAT}$ = -48 V, with switching reg.	all		30 35	75 100		9
On-hook OHT state	$V_{BAT}$ = -24 V, w/o switching reg. $V_{BAT}$ = -48 V, with switching reg.	all		80 130	225		9
On-hook Active state	$V_{BAT}$ = -24 V, w/o switching reg. $V_{BAT}$ = -48 V, with switching reg.	all		80 130	225 300	mW	9
Off-hook OHT state $R_L = 50 \Omega$	$V_{BAT}$ = -24 V, w/o switching reg. $V_{BAT}$ = -48 V, with switching reg.	all		500 400	950 750		9
Off-hook Active state $R_L = 50 \Omega$	$V_{BAT}$ = -24 V, w/o switching reg. $V_{BAT}$ = -48 V, with switching reg.	all		800 450	1100 1000		9
Supply Currents, Battery = -24	l V or –48 V	I	I	I	I		
V <sub>CC</sub> on-hook supply current	Open Circuit state OHT state Active state	all		2.5 4.5 4.5	4.5 10.0 12.0		
V <sub>BREF</sub> on-hook supply current	Open Circuit state OHT state Active state	all		0 0 0		mA	9
V <sub>BAT</sub> on-hook supply current	Open Circuit state OHT state Active state	all		0.6 2.3 2.3	1.0 5.0 6.0		
Power Supply Rejection Ratio	(V <sub>RIPPLE</sub> = 50 mVrms)		1	1	I		1
V <sub>CC</sub>	50 Hz to 3.4 kHz 3.4 kHz to 50 kHz	all	25 22	45 35			6
V <sub>BAT</sub>	50 Hz to 3.4 kHz 3.4 kHz to 50 kHz	all	27 20	45 40		dB 6	
Effective int. resistance	CAS to GND	all	85	170	255	kΩ	4
Off-Hook Detector							
Current threshold	$I_{DET} = 365/R_D$ If $R_D$ to gnd $I_{DET} = 1825/R_D$ If $R_D$ to $-5V$	all	-20		+20	%	



# ELECTRICAL CHARACTERISTICS (continued)

Ground-Key Detector Thresholds, Active State

**Test Conditions (See Note 1)** 

V<sub>BAT</sub> = -24 V, B(RING) to GND

 $V_{BAT} = -48$  V, B(RING) to GND

B(RING) to GND

Midpoint to GND

**GKFIL to AGND/DGND** 

Grade

all

all

all

Min

1.0

2.0

18

Тур

2.2

5.0

9

9

36

Max

4.5

10.0

54

Unit

kΩ

mΑ

kΩ

Description

Ground-key current threshold

Effective internal resistance

Ground-key resistance

threshold

Legerity

Note

9

7

4



Legerity



## SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Conditions	Temperature Range	Min	Тур	Мах	Unit	Note
tgkde	E1 Low to $\overline{\text{DET}}$ High (E0 = 1)	Ground-Key Detect state	0°C to +70°C –40°C to +85°C			3.8 4.0		
	E1 Low to $\overline{\text{DET}}$ Low (E0 = 1)	(See Figure H)	0°C to +70°C –40°C to +85°C			1.1 1.6	118	4
tshde	E1 High to $\overline{\text{DET}}$ Low (E0 = 1)	Switchhook Detect state $R_1 = 600 \Omega_2 R_2$ open	0°C to +70°C –40°C to +85°C			1.2 1.7	μο	-
	E1 High to $\overline{\text{DET}}$ High (E0 = 1)	(See Figure G)	0°C to +70°C –40°C to +85°C			3.8 4.0		

# SWITCHING WAVEFORMS

## E1 to DET



#### Note:

All delays measured at 1.4 V levels.

15474A-003

#### Notes:

 Unless otherwise noted, test conditions are BAT = -48 V, V<sub>CC</sub> = +5 V, R<sub>L</sub> = 600 Ω, C<sub>HP</sub> = 0.33 μF, R<sub>DC1</sub> = R<sub>DC2</sub> = 9.09 kΩ, C<sub>DC</sub> = 0.39 μF, R<sub>D</sub> = 35.4 kΩ when R<sub>D</sub> is connected to ground and R<sub>D</sub> = 177 kΩ when Rd is connected to -5V. C<sub>CAS</sub> = 0.47 μF, no fuse resistors, R<sub>T</sub> = 150 kΩ, and R<sub>RX</sub> = 150 kΩ. Switching regulator components: L = 1 mH, C<sub>FIL</sub> = 0.47 μF (see Application Circuit).

- 2. Overload level is defined when THD = 1%.
- 3. Balance return signal is the signal generated at V<sub>TX</sub> by V<sub>RX</sub>. This specification assumes the two-wire AC load impedance matches the programmed impedance.
- 4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- 5. For frequencies below 12 kHz, these tests are performed with a longitudinal impedance of 90  $\Omega$  and metallic impedance of 300  $\Omega$ . For frequencies greater than 12 kHz, a longitudinal impedance of 90  $\Omega$  and a metallic impedance of 135  $\Omega$  is used. These tests are extremely sensitive to circuit board layout. Please refer to application notes for details.
- 6. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- 7. "Midpoint" is defined as the connection point between two 300  $\Omega$  series resistors connected between A(TIP) and B(RING).
- 8. Fundamental and harmonics from 256 kHz switch regulator chopper are not included.
- 9. For –24 V battery, switching regulator is disabled. L, CHS, and VREG pins connected to VBAT pin; CHCLK pin connected to AGND/DGND.
- 10. Assumes the following  $Z_T$  network:

- 11. Tested with 0  $\Omega$  source impedance. 2 M $\Omega$  is specified for system design purposes only.
- 12. Group delay can be considerably reduced by using a Z<sub>T</sub> network such as that shown in Note 10 above. The network reduces the group delay to less than 2 µs. The effect of group delay on linecard performance may be compensated for by using the QSLAC<sup>™</sup> or DSLAC<sup>™</sup> device.

					DET Ou	ıtput
State	C3	C2	C1	Two-Wire Status	E1 = 0	E1 = 1
0	0	0	0	Open Circuit	Ring trip	Ring trip
1	0	0	1	Ringing	Ring trip	Ring trip
2	0	1	0	Active	Loop detector	Ground key
3	0	1	1	On-Hook TX (OHT)	Loop detector	Ground key
4	1	0	0	Tip Open	Loop detector	_
5	1	0	1	Reserved	Loop detector	_
6	1	1	0	Active Polarity Reversal	Loop detector	Ground key
7	1	1	1	OHT Polarity Reversal	Loop detector	Ground key

Table 1.	SLIC	Device	Decodina

Legeritu

$Z_{\rm T} = 250(Z_{2\rm WIN} - 2R_{\rm F}^{*})$	$Z_{\rm T}$ is connected between the VTX and RSN pins. The fuse resistors are R <sub>F</sub> , and Z <sub>2WIN</sub> is the desired 2-wire AC input impedance. When computing Z <sub>T</sub> , the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account.
$Z_{RX} = \frac{Z_L}{G42_L} \bullet \frac{500Z_T}{Z_T + 250(Z_L + 2R_F)}$	$Z_{RX}$ is connected from $V_{RX}$ to the $R_{SN}.\ Z_T$ is defined above, and $G_{42L}$ is the desired receive gain.
$R_{DC1} + R_{DC2} = \frac{625}{I_{LOOP}}$	$R_{DC1},R_{DC2}$ , and $C_{DC}$ form the network connected to the RDC pin. $R_{DC1}$ and $R_{DC2}$ are approximately equal. $I_{LOOP}$ is the desired loop current in the constant-current region.
$C_{DC} = 1.5 \text{ ms} \bullet \frac{R_{DC1} + R_{DC2}}{R_{DC1} R_{DC2}}$	
$R_{\rm D} = \frac{365}{I_{\rm T}}  \text{If } R_{\rm D} \text{ is connected to ground.}$ $R_{\rm D} = \frac{1825}{I_{\rm T}}  \text{If } R_{\rm D} \text{ is connected to -5V.}$ $C_{\rm D} = \frac{0.5 \text{ ms}}{R_{\rm D}}$	$R_D$ and $C_D$ form a network connected from RD to either ground or –5 V, and $I_T$ is the threshold current between on hook and off hook.
$C_{CAS} = \frac{1}{3.4 \cdot 10^5 \pi f_c}$	C <sub>CAS</sub> is the regulator filter capacitor, and f <sub>c</sub> is the desired filter cut-off frequency.

### Table 2. User-Programmable Components

Note:

\* $R_{FUSE}$  = 20 – 50  $\Omega$ , user selectable.

## **DC FEED CHARACTERISTICS**



 $R_{DC1} + R_{DC2} = R_{DC} = 18.18 \text{ k}\Omega$ 

#### Notes:

1. Constant-current region:

Active state:	$I_{L} = \frac{625}{R_{DC}}$
OHT state:	$I_{\rm L} = \frac{625}{R_{\rm DC}}$

2. Anti-saturation 2 region:

Active state: and OHT state:

d 
$$V_{AB} = |BAT| - 7.9 - I_L \left(\frac{R_{DC}}{210}\right)$$

a.  $V_A$ – $V_B$  ( $V_{AB}$ ) Voltage vs. Loop Current (Typical)

Legerity

Active state

---- OHT state





 $R_{DC1}$  +  $R_{DC2}$  =  $R_{DC}$  = 18.18 k $\Omega$ 

#### b. Loop Current vs. Load Resistance (Typical)



Feed current programmed by  $\mathsf{R}_{\mathsf{DC1}}$  and  $\mathsf{R}_{\mathsf{DC2}}$ 

c. Feed Programming

15474A-004



# **TEST CIRCUITS**



#### A. Two- to Four-Wire Insertion Loss

B. Four- to Two-Wire Insertion Loss and Balance Return Signal



L-T Long. Bal. = 20 log (V<sub>AB</sub> / V<sub>L</sub>) L-4 Long. Bal. = 20 log (V<sub>TX</sub> / V<sub>L</sub>)

S2 Closed, S1 Open: 4-L Long. Sig. Gen. = 20 log (V<sub>L</sub> / V<sub>RX</sub>)

C. Longitudinal Balance



 $Z_D$  is the desired impedance (e.g., the characteristic impedance of the line).

 $R_L$  = -20 log (2 V<sub>M</sub> / V<sub>S</sub>)

#### D. Two-Wire Return Loss Test Circuit

Legerity



# **TEST CIRCUITS (continued)**



E. Single-Frequency Noise



,

F. Ground-Key Detection Center Point Test



G. Loop-Detector Switching



R<sub>G</sub>: 2 kΩ at V<sub>BAT</sub> = –48 V 1 kΩ at V<sub>BAT</sub> = –24 V

H. Ground-Key Switching

# PHYSICAL DIMENSIONS 32-Pin PLCC



ſ	V	υ	I	Ł	
				_	

Symbol	Dimension in inch					
Symbol	Min	Nom	Max			
Α	0.125		0.140			
A1	0.075	0.090	0.095			
D	0.485	0.490	0.495			
D1	0.447	0.450	0.453			
D2	0.205 REF					
E	0.585	0.590	0.595			
E1	0.547	0.550	0.553			
E2	0.255 REF					
θ	0°		10°			

- 1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14,5M-1994.
- $\triangle$  to be measured at seating plane  $\_C\_$  contact point.
- ▲ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTURSION IS 0.010 IN PER SIDE. DIMENSIONS D, AND E, INCLUDE MOLD MISMATCH AND DETERMINED AT THE PARTING LINE; THAT IS D1 AND E1 ARE MEASURED AT THE EXTREME MATERIAL CONDITION AT THE UPPER OR LOWER PARTING LINE.
- A EXACT SHAPE OF THIS FEATURE IS OPTIONAL.
- ▲ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- 6. SUM OF DAM BAR PROTRUSIONS TO BE 0.007 MAX PER LEAD.
- 7. CONTROLLING DIMENSION : INCH.
- 8. REFERENCE DOCUMENT : JEDEC MS-016

Legeritu

# **REVISION HISTORY**

# **Revision A1 to B1**

• Page 12, modified ZRX equation.

# Revision B1 to C1

- Page 8, Line characteristics, OHT State,  $V_{BAT}$  = -24 V,  $R_{LDC}$  = 600  $\Omega$  to  $R_{LDC}$  = 300  $\Omega$ .
- Page 8, Power Dissipation, Off-hook OHT state  $R_L = 50 \Omega$ ,  $V_{BAT} = -24 V$ , w/o switching reg., max 800mW to 950mW.

# Revision C1 to D1

• Page 8, Line characteristics, I<sub>L</sub>LIM (I<sub>Tip</sub> and I<sub>Ring</sub>), changed Max value from 105 to 120.

# Revision D1 to E1

- Added green package OPN
- Added Package Assembly section

Legerity

intellectual property right. Legerity's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of Legerity's product could create a situation where personal injury, death, or severe property or environmental damage may occur. Legerity reserves the right to discontinue or make changes to its products at any time without notice.

#### © 2005 Legerity, Inc. All rights reserved.

#### Trademarks

Legerity, the Legerity logo and combinations thereof, and QSLAC, DSLAC, are trademarks of Legerity, Inc.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

The contents of this document are provided in connection with Legerity, Inc. products. Legerity makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in Legerity's Standard Terms and Conditions of Sale, Legerity assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

Legerity

4509 Freidrich Lane Austin, Texas 78744-1812

Telephone: (512) 228-5400 Fax: (512) 228-5508 North America Toll Free: (800) 432-4009

To find the Legerity Sales Office nearest you, visit our website at: http://www.legerity.com/sales or email: sales@legerity.com To download or order data sheets, application notes, or evaluation tools, go to: www.legerity.com/support For all other technical inquiries, please contact Legerity Tech Support at: techsupport@legerity.com

or call +1 512.228.5400.