### 32-bit RISC Microcontroller

# FR30 Series

## MB91101/MB91101A

#### DESCRIPTION

The MB91101 is a standard single-chip microcontroller constructed around the 32-bit RISC CPU (FR\* family) core with abundant I/O resources and bus control functions optimized for high-performance/high-speed CPU processing for embedded controller applications. To support the vast memory space accessed by the 32-bit CPU, the MB91101 normally operates in the external bus access mode and executes instructions on the internal 1 Kbyte cache memory and 2 Kbytes RAM for enhanced performance.

The MB91101 is optimized for applications requiring high-performance CPU processing such as navigation systems, high-performance FAXs and printer controllers.

\*: FR Family stands for FUJITSU RISC controller.


#### ■ FEATURES

#### FR CPU

- 32-bit RISC, load/store architecture, 5-stage pipeline
- Operating clock frequency: Internal 50 MHz/external 25 MHz (PLL used at source oscillation 12.5 MHz)
- General purpose registers: 32 bits × 16
- 16-bit fixed length instructions (basic instructions), 1 instruction/1 cycle
- Memory to memory transfer, bit processing, barrel shifter processing: Optimized for embedded applications
- Function entrance/exit instructions, multiple load/store instructions of register contents, instruction systems supporting high level languages
- · Register interlock functions, efficient assembly language coding
- Branch instructions with delay slots: Reduced overhead time in branch executions

(Continued)

#### PACKAGE



#### (Continued)

- Internal multiplier/supported at instruction level Signed 32-bit multiplication: 5 cycles Signed 16-bit multiplication: 3 cycles
- Interrupt (push PC and PS): 6 cycles, 16 priority levels

#### External bus interface

- Clock doubler: Internal 50 MHz, external bus 25 MHz operation
- 25-bit address bus (32 Mbytes memory space)
- 8/16-bit data bus
- Basic external bus cycle: 2 clock cycles
- Chip select outputs for setting down to a minimum memory block size of 64 Kbytes: 6
- Interface supported for various memory technologies DRAM interface (area 4 and 5)
- Automatic wait cycle insertion: Flexible setting, from 0 to 7 for each area
- Unused data/address pins can be configured us input/output ports
- Little endian mode supported (Select 1 area from area 1 to 5)

#### **DRAM** interface

- 2 banks independent control (area 4 and 5)
- Normal mode (double CAS DRAM)/high-speed page mode (single CAS DRAM)/Hyper DRAM
- Basic bus cycle: Normally 5 cycles, 2-cycle access possible in high-speed page mode
- Programmable waveform: Automatic 1-cycle wait insertion to RAS and CAS cycles
- DRAM refresh CBR refresh (interval time configurable by 6-bit timer) Self-refresh mode
- Supports 8/9/10/12-bit column address width
- 2CAS/1WE, 2WE/1CAS selective

#### **Cache memory**

- 1-Kbyte instruction cache memory
- 32 block/way, 4 entry(4 word)/block
- 2 way set associative
- · Lock function: For specific program code to be resident in cashe memory

#### DMA controller (DMAC)

- 8 channels
- Transfer incident/external pins/internal resource interrupt requests
- Transfer sequence: Step transfer/block transfer/burst transfer/continuous transfer
- Transfer data length: 8 bits/16 bits/32 bits selective
- NMI/interrupt request enables temporary stop operation

#### UART

- 3 independent channels
- Full-duplex double buffer
- Data length: 7 bits to 9 bits (non-parity), 6 bits to 8 bits (parity)
- Asynchronous (start-stop system), CLK-synchronized communication selective
- Multi-processor mode
- Internal 16-bit timer (U-TIMER) operating as a proprietary baud rate generator: Generates any given baud rate
- Use external clock can be used as a transfer clock
- Error detection: Parity, frame, overrun

#### (Continued)

#### 10-bit A/D converter (successive approximation conversion type)

- 10-bit resolution, 4 channels
- Successive approximation type: Conversion time of 5.6 μs at 25 MHz
- Internal sample and hold circuit
- Conversion mode: Single conversion/scanning conversion/repeated conversion/stop conversion selective
- Start: Software/external trigger/internal timer selective

#### 16-bit reload timer

- 3 channels
- Internal clock: 2 clock cycle resolution, divide by 2/8/32 selective

#### Other interval timers

- 16-bit timer: 3 channels (U-TIMER)
- PWM timer: 4 channels
- Watchdog timer: 1 channel

#### Bit search module

First bit transition "1" or "0" from MSB can be detected in 1 cycle

#### Interrupt controller

- External interrupt input: Non-maskable interrupt (NMI), normal interrupt × 4 (INT0 to INT3)
- Internal interrupt incident: UART, DMA controller (DMAC), A/D converter, U-TIMER and delayed interrupt module
- Priority levels of interrupts are programmable except for non-maskable interrupt (in 16 steps)


#### Others


- Reset cause: Power-on reset/hardware standby/watchdog timer/software reset/external reset
- Low-power consumption mode: Sleep mode/stop mode
- Clock control

Gear function: Operating clocks for CPU and peripherals are independently selective Gear clock can be selected from 1/1, 1/2, 1/4 and 1/8 (or 1/2, 1/4, 1/8 and 1/16) However, operating frequency for peripherals is less than 25 MHz.

- Packages: LQFP-100 and QFP-100
- CMOS technology (0.35 μm)
- Power supply voltage
  - 5 V: CPU power supply 5.0 V ±10% (internal regulator)
    - A/D power supply 2.7 V to 3.6 V
  - 3 V: CPU power supply 2.7 V to 3.6 V (without internal regulator) A/D power supply 2.7 V to 3.6 V

#### ■ PIN ASSIGNMENT





#### ■ PIN DESCRIPTION

Pin	no.	<b>D</b>	Circuit		<b>F</b> or a the set			
LQFP*1	QFP*2	Pin name	type	Function				
25 to 32	28 to 35	D16 to D23	С	Bit 16 to bit 23 of external data bus				
		P20 to P27		Can be configured as I/O ports when external data bus width is set to 8-bit.				
33 to 39, 41	36 to 42, 44	D24 to D30, D31	С	Bit 24 to bit 31 of external data bus				
42, 44 to 58	45, 47 to 61	A00, A01 to A15	F	Bit 00 to bit 15 of e	external address bus			
59 to 64, 66, 67	62 to 67, 69, 70	A16 to A21, A22, A23	F	Bit 16 to bit 23 of e	external address bus			
		P60 to P65, P66, P67		Can be configured	d as I/O ports when n	ot used as address bus.		
68	71	A24	L	Bit 24 of external a	address bus			
		EOP0		Can be configured as DMAC EOP output (ch. 0) when DMAC EOP output is enabled.				
19	22	RDY	С	External ready input Inputs "0" when bus cycle is being executed and not completed.				
		P80		Can be configured as a port when RDY is not used.				
20	23	BGRNT	F	External bus release acknowledge output Outputs "L" level when external bus is released.				
		P81		Can be configured	d as a port when BGR	RNT is not used.		
21	24	BRQ	С	External bus releat Inputs "1" when re	ase request input elease of external bus	s is required.		
		P82		Can be configured	d as a port when BRC	Q is not used.		
22	25	RD	L	Read strobe output	ut pin for external bus			
23	26	WR0	L	Write strobe output pin for external bus Relation between control signals and effective byte locations is as follows:				
					16-bit bus width	8-bit bus width		
				D15 to D08	WR0	WR0		
24 27 WR1 F D07 to D00 WF		WR1	(I/O port enabled)					
				Note: WR1 is Hi-Z during resetting. Attach an external pull-up resister when using at 16-bit bus width.				
		P85	1	Can be configured	d as a port when WR1	is not used.		

\*1: FPT-100P-M05

\*2: FPT-100P-M06

LQFP*1 11 10	<b>QFP</b> *2	Pin name	1 .	EUDATION	
	1.4		type	t Function	
10	14	CS0	L	Chip select 0 output ("L" active)	
10	13	CS1	F	F Chip select 1 output ("L" active)	
		PA1		Can be configured as a port when $\overline{CS1}$ is not used.	
9	12	CS2	F	F Chip select 2 output ("L" active)	
		PA2		F Chip select 2 output ( L'active) Can be configured as a port when $\overline{CS2}$ is not used. F Chip select 3 output ("L" active)	
8	11	CS3	F	F Chip select 3 output ("L" active)	
			Can be configured as a port when $\overline{\text{CS3}}$ and EOP1 are not used.		
		EOP1		EOP output pin for DMAC (ch. 1) This function is available when EOP output for DMAC is enabled.	
7	10	CS4	F		
		PA4		Can be configured as a port when $\overline{CS4}$ is not used.	
6	9	CS5	F	Chip select 5 output ("L" active)	
		PA5		Can be configured as a port when $\overline{CS5}$ is not used.	
5 8		CLK	F	System clock output Outputs clock signal of external bus operating frequency.	
		PA6		Can be configured as a port when CLK is not used.	
96	99	RAS0	F	RAS output for DRAM bank 0 Refer to the DRAM interface for details.	
		PB0		Can be configured as a port when RAS0 is not used.	
97	100	CS0L	F	CASL output for DRAM bank 0 Refer to the DRAM interface for details.	
		PB1		Can be configured as a port when CS0L is not used.	
98	1	CS0H	F	CASH output for DRAM bank 0 Refer to the DRAM interface for details.	
		PB2		Can be configured as a port when CS0H is not used.	
99	2	DW0	F	WE output for DRAM bank 0 ("L" active) Refer to the DRAM interface for details.	
		PB3		Can be configured as a port when $\overline{DW0}$ is not used.	
100	3	RAS1	F	RAS output for DRAM bank 1 Refer to the DRAM interface for details.	
		PB4		Can be configured as a port when RAS1 and EOP2 are not used.	
		EOP2		DMAC EOP output (ch. 2) This function is available when DMAC EOP output is enabled.	

\*1: FPT-100P-M05 \*2: FPT-100P-M06

Pin	no.	<b>D</b> '	Circuit	Function		
LQFP*1	QFP*2	Pin name	type	Function		
1	4	CS1L	F	CASL output for DRAM bank 1 Refer to the DRAM interface for details.		
		PB5	-	Can be configured as a port when CS1L and DREQ2 are not used.		
		DREQ2		External transfer request input pin for DMA This pin is used for input when external trigger is selected to cause DMAC operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.		
2	5	CS1H	F	CASH output for DRAM bank 1 Refer to the DRAM interface for details.		
		PB6	-	Can be configured as a port when CS1H and DACK2 are not used.		
		DACK2	*	External transfer request acknowledge output pin for DMAC (ch. 2) This function is available when transfer request output for DMAC is enabled.		
3	6	DW1	F	WE output for DRAM bank 1 ("L" active) Refer to the DRAM interface for details.		
		PB7		Can be configured as a port when $\overline{DW1}$ is not used.		
16 to 18	19 to 21	MD0 to MD2	G	Mode pins 0 to 2 MCU basic operation mode is set by these pins. Directly connect these pins with Vcc or Vss for use.		
92	95	X0	Α	Clock (oscillator) input		
91	94	X1	A	Clock (oscillator) output		
14	17	RST	В	External reset input		
13	16	HST	Н	Hardware standby input ("L" active)		
12	15	NMI	Н	NMI (non-maskable interrupt pin) input ("L" active)		
95, 94	98, 97	INTO, INT1	F	External interrupt request input pins These pins are used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from these pins unless such output is made intentionally.		
		PE0, PE1	-	Can be configured as a I/O port when INT0, INT1 are not used.		
This pin is u enabled, an		F	External interrupt request input pin This pin is used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.			
		SC1		Clock I/O pin for UART1 Clock output is available when clock output of UART1 is enabled.		
		PE2	1	Can be configured as a I/O port when INT2 and SC1 are not used. This function is available when UART1 clock output is disabled.		

\*1: FPT-100P-M05

\*2: FPT-100P-M06

Pin	no.	Dia a succ	Circuit	<b>F</b> ormation	
LQFP*1	QFP*2	Pin name	type	Function	
88	91	INT3	F	External interrupt request input pin This pin is used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.	
		SC2		UART2 clock I/O pin Clock output is available when UART2 clock output is enabled.	
		PE3		Can be configured as a I/O port when INT3 and SC2 are not used. This function is available when UART2 clock output is disabled.	
87, 86	90, 89	DREQ0, DREQ1	F	External transfer request input pins for DMA These pins are used for input when external trigger is selected to cause DMAC operation, and it is necessary to disable output for other functions from these pins unless such output is made intentionally.	
		PE4, PE5		Can be configured as a I/O port when DREQ0, DREQ1 are not used.	
85 88		DACK0	F	External transfer request acknowledge output pin for DMAC (ch. 0) This function is available when transfer request output for DMAC is enabled.	
		PE6		Can be configured as a I/O port when DACK0 is not used. This function is available when transfer request acknowledge output for DMAC or DACK0 output is disabled.	
84	87	DACK1	F	External transfer request acknowledge output pin for DMAC (ch. 1) This function is available when transfer request output for DMAC is enabled.	
		PE7		Can be configured as a I/O port when DACK1 is not used. This function is available when transfer request output for DMAC or DACK1 output is disabled.	
76     79     SI0     F     UART0 data input pin This pin is used for input during UART0 is		This pin is used for input during UART0 is in input operation, and it is necessary to disable output for other functions from this pin			
		TRG0		PWM timer external trigger input pin This pin is used for input during PWM timer external trigger is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.	
		PF0		Can be configured as a I/O port when SI0 and TRG0 are not used.	
1. EDT-10			1	Continued	

\*1: FPT-100P-M05 \*2: FPT-100P-M06

Pin no.		Din nome	Circuit	Eurotion		
LQFP*1	QFP*2	Pin name	type	Function		
77	80	SO0	F	UART0 data output pin This function is available when UART0 data output is enabled.		
		TRG1		PWM timer external trigger input pin This function is available when serial data output of PF1, UART0 are disabled.		
		PF1		Can be configured as a I/O port when SO0 and TRG1 are not used. This function is available when serial data output of UART0 is disabled.		
78	81	SC0	F	UART0 clock I/O pin Clock output is available when UART0 clock output is enabled.		
		OCPA3		PWM timer output pin This function is available when PWM timer output is enabled.		
		PF2		Can be configured as a I/O port when SC0 and OCPA3 are not used. This function is available when UART0 clock output is disabled.		
79	82	SI1	F UART1 data input pin This pin is used for input during UART1 is in input ope is necessary to disable output for other functions from unless such output is made intentionally.			
		TRG2		PWM timer external trigger input pin This pin is used for input during PWM timer external trigger is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.		
		PF3	-	Can be configured as a I/O port when SI1 and TRG2 are not used.		
80	83	SO1	F	UART1 data output pin This function is available when UART1 data output is enabled.		
		TRG3		PWM timer external trigger input pin This function is available when PF4, UART1 data outputs are disabled.		
		PF4		Can be configured as a I/O port when SO1 and TRG3 are not used. This function is available when UART1 data output is disabled.		
81 84 SI2 F UART2 data input pin This pin is used for input during UAI is necessary to disable output for of		UART2 data input pin This pin is used for input during UART2 is in input operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.				
		OCPA1		PWM timer output pin This function is available when PWM timer output is enabled.		
		PF5		Can be configured as a I/O port when SI2 and OCPA1 are not used.		

\*1: FPT-100P-M05

\*2: FPT-100P-M06

(Continued)

Pin	no.	Circ		<b>F</b> unction	
LQFP*1	QFP*2	Pin name	type	Function	
82	85	SO2	F	UART2 data output pin This function is available when UART2 data output is enabled.	
		OCPA2		PWM timer output pin This function is available when PWM timer output is enabled.	
		PF6		Can be configured as a I/O port when SO2 and OCPA2 are not used. This function is available when UART2 data output is disabled.	
83	86	OCPA0	F	PWM timer output pin This function is available when PWM timer output is enabled.	
		PF7		Can be configured as a I/O port when OCPA0 and $\overline{\text{ATG}}$ are not used. This function is available when PWM timer output is disabled.	
		ATG	-	External trigger input pin for A/D converter This pin is used for input when external trigger is selected to cause A/D converter operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.	
72 to 75	75 to 78	AN0 to AN3	D	Analog input pins of A/D converter This function is available when AIC register is set to specify analog input mode.	
69	72	AVcc		Power supply pin (Vcc) for A/D converter	
70	73	AVRH	_	Reference voltage input (high) for A/D converter Make sure to turn on and off this pin with potential of AVRH or more applied to Vcc.	
71	74	AVss / AVRL	_	Power supply pin (Vss) for A/D converter and reference voltage input pin (low) $% \mathcal{A}(\mathcal{A})$	
43, 93	46, 96	Vcc5	_	5 V power supply pin (Vcc) for digital circuit Always two pins must be connected to the power supply (connect to 3 V power supply when operating at 3 V).	
4	7	Vcc3	_	Bypass capacitor pin for internal capacitor. Also connect this pin to 3 V power supply when operating at 3 V.	
15, 40, 65, 90	18, 43, 68, 93	Vss	_	Earth level (Vss) for digital circuit	

\*1: FPT-100P-M05


\*2: FPT-100P-M06

Note: In most of the above pins, I/O port and resource I/O are multiplexed e.g. P82 and BRQ. In case of conflict between output of I/O port and resource I/O, priority is always given to the output of resource I/O.

#### ■ DRAM CONTROL PIN


Pin name	Data bus 1	6-bit mode	Data bus 8-bit mode	Remarks
	2CAS/1WR mode	1CAS/2WR mode	_	Remarks
RAS0	Area 4 RAS	Area 4 RAS	Area 4 RAS	Correspondence of "L" "H" to lower address 1
RAS1	Area 5 RAS	Area 5 RAS	Area 5 RAS	bit (A0) in data bus 16- bit mode "L": "0"
CS0L	Area 4 CASL	Area 4 CAS	Area 4 CAS	"H": "1" CASL: CAS which A0
CS0H	Area 4 CASH	Area 4 WEL	Area 4 CAS	corresponds to "0" area
CS1L	Area 5 CASL	Area 5 CAS	Area 5 CAS	CASH: CAS which A0 corresponds to "1" area
CS1H	Area 5 CASH	Area 5 WEL	Area 5 CAS	WEL: WE which A0 corresponds to
<u>CW0</u>	Area 4 WE	Area 4 WEH	Area 4 WE	"0" area WEH: WE which A0
DW1	Area 5 WE	Area 5 WEH	Area 5 WE	corresponds to "1" area

#### ■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
E	P-ch Digital output R N-ch Digital output 7/7 Digital input Standby control signal	<ul> <li>N-ch open-drain output</li> <li>CMOS level input With standby control</li> </ul>
F	P-ch Digital output R N-ch Digital output 7/7 Digital output 7/7 Digital input Standby control signal	CMOS level output     CMOS level     Hysteresis input     With standby control
G	P-ch R ≤ N-ch 7/7 7/7 Digital input	CMOS level input Without standby control
H	P-ch P-ch R ≷ N-ch 777 777 Digital input	CMOS level Hysteresis input Without standby control     (Continued)

(Continued)



#### ■ HANDLING DEVICES

#### 1. Preventing Latchup

In CMOS ICs, applying voltage higher than Vcc or lower than Vss to input/output pin or applying voltage over rating across Vcc and Vss may cause latchup.

This phenomenon rapidly increases the power supply current, which may result in thermal breakdown of the device. Make sure to prevent the voltage from exceeding the maximum rating.

Take care that the analog power supply (AVcc , AVR) and the analog input do not exceed the digital power supply (Vcc) when the analog power supply turned on or off.

#### 2. Treatment of Unused Pins

Unused pins left open may cause malfunctions. Make sure to connect them to pull-up or pull-down resistors.


#### 3. External Reset Input

It takes at least 5 machine cycle to input "L" level to the RST pin and to ensure inner reset operation properly.

#### 4. Remarks for External Clock Operation

When external clock is selected, supply it to X0 pin generally, and simultaneously the opposite phase clock to X0 must be supplied to X1 pin. However, in this case the stop mode must not be used (because X1 pin stops at "H" output in stop mode).

And can be used to supply only to X0 pin with 5 V power supply at 12.5 MHz and less than.




#### 5. Power Supply Pins

When there are several  $V_{cc}$  and  $V_{ss}$  pins, each of them is equipotentially connected to its counterpart inside of the device, minimizing the risk of malfunctions such as latch up. To further reduce the risk of malfunctions, to prevent EMI radiation, to prevent strobe signal malfunction resulting from creeping-up of ground level and to observe the total output current standard, connect all  $V_{cc}$  and  $V_{ss}$  pins to the power supply or GND.

It is preferred to connect Vcc and Vss of MB91101 to power supply with minimal impedance possible.

It is also recommended to connect a ceramic capacitor as a bypass capacitor of about 0.1  $\mu$ F between V<sub>cc</sub> and V<sub>ss</sub> at a position as close as possible to MB91101.

MB91101 has an internal regulator. When using with 5 V power supply, supply 5 V to Vcc5 pin and make sure to connect about 0.1  $\mu$ F bypass capacitor to Vcc3 pin for regulator. And another 3 V power supply is needed for the A/D convertor. When using with 3 V power supply, connect both Vcc5 pin and Vcc3 pin to the 3 V power supply.



#### 6. Crystal Oscillator Circuit

Noises around X0 and X1 pins may cause malfunctions of MB91101. In designing the PC board, layout X0, X1 and crystal oscillator (or ceramic oscillator) and bypass capacitor for grounding as close as possible.

It is strongly recommended to design PC board so that X1 and X0 pins are surrounded by grounding area for stable operation.

#### 7. Turning-on Sequence of A/D Converter Power Supply and Analog Input

Make sure to turn on the digital power supply (Vcc) before turning on the A/D converter (AVcc, AVRH) and applying voltage to analog input (AN0 to AN3).

Make sure to turn off digital power supply after power supply to A/D converters and analog inputs have been switched off. (There are no such limitations in turning on power supplies. Analog and digital power supplies may be turned on simultaneously.) Make sure that AVRH never exceeds AV<sub>CC</sub> when turning on/off power supplies.

#### 8. Treatment of N.C. Pins

Make sure to leave N.C. pins open.

#### 9. Fluctuation of Power Supply Voltage

Warranty range for normal operation against fluctuation of power supply voltage V<sub>cc</sub> is as given in rating. However, sudden fluctuation of power supply voltage within the warranty range may cause malfunctions. It is recommended to make every effort to stabilize the power supply voltage to IC. It is also recommended that by controlling power supply as a reference of stabilizing, V<sub>cc</sub> ripple fluctuation (P-P value) at the commercial frequency (50 Hz to 60 Hz) should be less than 10% of the standard V<sub>cc</sub> value and the transient regulation should be less than 0.1 V/ms at instantaneous deviation like turning off the power supply.


#### 10. Mode Setting Pins (MD0 to MD2)

Connect mode setting pins (MD0 to MD2) directly to Vcc or Vss.

Arrange each mode setting pin and Vcc or Vss patterns on the printed circuit board as close as possible and make the impedance between them minimal to prevent mistaken entrance to the test mode caused by noises.

#### 11. Internal DC Regulator

Internal DC regulator stops in stop mode. When the regulator stops owing to the increase of inner leakage current (ICCH) in stop mode, malfunction caused by noise or any troubles about power supply in normal operation, the internal 3 V power supply voltage may decrease less than the warranty range for normal operation. So when using the internal regulator and stop mode with 5 V power supply, never fail to support externally so that 3 V power supply voltage might not decrease. However, even in such a case, the internal regulator can be restarted by inputting the reset procedure. (In this case, set the reset to "L" level within the oscillation stabilizing waiting time.)



#### 12. Turning on the Power Supply

When turning on the power supply, never fail to start from setting the  $\overline{RST}$  pin to "L" level. And after the power supply voltage goes to V<sub>cc</sub> level, at least after ensuring the time for 5 machine cycle, then set to "H" level.

#### 13. Pin Condition at Turning on the Power Supply

The pin condition at turning on the power supply is unstable. The circuit starts being initialized after turning on the power supply and then starting oscillation and then the operation of the internal regulator becomes stable. So it takes about 42 ms for the pin to be initialized from the oscillation starting at the source oscillation 12.5 MHz. Take care that the pin condition may be output condition at initial unstable condition. (With the MB91101A, however, initalization can be achieved in less than about 42 ms after turning on the internal power supply by maintaining the  $\overline{RST}$  pin at "L" level.)

#### 14. Source Oscillation Input at Turning on the Power Supply

At turning on the power supply, never fail to input the clock before cancellation of the oscillation stabilizing waiting.


#### 15. Hardware Stand-by at Turning on the Power Supply

When turning on the power supply with the  $\overline{\text{HST}}$  pin being set to "L" level, the hardware doesn't stand by. However the  $\overline{\text{HST}}$  pin becomes available after the reset cancellation, the  $\overline{\text{HST}}$  pin must once be back to "H" level.

#### 16. Power on Reset

Make sure to make power on reset at turning on the power supply or returning on the power supply when the power supply voltage is below the warranty range for normal operation.


#### BLOCK DIAGRAM



#### CPU CORE

#### 1. Memory Space

The FR family has a logical address space of 4 Gbytes (2<sup>32</sup> bytes) and the CPU linearly accesses the memory space.



#### • Direct addressing area

The following areas on the memory space are assigned to direct addressing area for I/O. In these areas, an address can be specified in a direct operand of a code.

Direct areas consists of the following areas dependent on accessible data sizes.

Byte data access: 000H to 0FFH Half word data access: 000H to 1FFH Word data access: 000H to 3FFH

#### 2. Registers

The FR family has two types of registers; dedicated registers embedded on the CPU and general-purpose registers on memory.


#### • Dedicated registers

Program counter (PC): Program status (PS):	32-bit length, indicates the location of the instruction to be executed. 32-bit length, register for storing register pointer or condition codes
Table base register (TBR):	Holds top address of vector table used in EIT (Exceptional/Interrupt/Trap)
	processing.
Return pointer (RP):	Holds address to resume operation after returning from a subroutine.
System stack pointer (SSP)	: Indicates system stack space.
User's stack pointer (USP):	Indicates user's stack space.
Multiplication/division result	register (MDH/MDL): 32-bit length, register for multiplication/division

	4	Initial value	
PC	Program counter	XXXX XXXXH	Indeterminate
PS	Program status		
TBR	Table base register	000F FC00н	
RP	Return pointer	XXXX XXXXH	Indeterminate
SSP	System stack pointer	0000 0000н	
USP	User's stack pointer	XXXX XXXXH	Indeterminate
MDH	Multiplication/division result register	XXXX XXXX <sub>H</sub>	Indeterminate
MDL	······································	XXXX XXXXH	Indeterminate

#### • Program status (PS)

The PS register is for holding program status and consists of a condition code register (CCR), a system condition code register (SCR) and a interrupt level mask register (ILM).



#### • Condition code register (CCR)

S-flag: Specifies a stack pointer used as R15.

- I-flag: Controls user interrupt request enable/disable.
- N-flag: Indicates sign bit when division result is assumed to be in the 2's complement format.
- Z-flag: Indicates whether or not the result of division was "0".
- V-flag: Assumes the operand used in calculation in the 2's complement format and indicates whether or not overflow has occurred.
- C-flag: Indicates if a carry or borrow from the MSB has occurred.

#### • System condition code register (SCR)

T-flag: Specifies whether or not to enable step trace trap.


#### • Interrupt level mask register (ILM)

ILM4 to ILM0: Register for holding interrupt level mask value. The value held by this register is used as a level mask. When an interrupt request issued to the CPU is higher than the level held by ILM, the interrupt request is accepted.

ILM4	ILM3	ILM2	ILM1	ILM0	Interrupt level	High-low
0	0	0	0	0	0	High
		:				
0	1	0	0	0	15	
		:				
1	1	1	1	1	31	Low

#### ■ GENERAL-PURPOSE REGISTERS

R0 to R15 are general-purpose registers embedded on the CPU. These registers functions as an accumulator and a memory access pointer (field for indicating address).



Of the above 16 registers, following registers have special functions. To support the special functions, part of the instruction set has been sophisticated to have enhanced functions.

R13: Virtual accumulator (AC) R14: Frame pointer (FP) R15: Stack pointer (SP)

Upon reset, values in R0 to R14 are not fixed. Value in R15 is initialized to be 0000 0000H (SSP value).

#### ■ SETTING MODE


- 1. Pin
  - Mode setting pins and modes

Mo	Mode setting pins		Mode name	Reset vector access area	External data bus width	Bus mode	
MD2	MD1	MD0		access area	bus wiuth		
0	0	0	External vector mode 0	External	8 bits	External ROM/external bus	
0	0	1	External vector mode 1	External	16 bits	mode	
0	1	0	—	—	—	Inhibited	
0	1	1	Internal vector mode	Internal	(Mode register)	Single-chip mode*	
1	—	—	—	—	—	Inhibited	

\* : MB91101 does not support single-chip mode.

#### 2. Registers

#### • Mode setting registers (MODR) and modes



#### • Bus mode setting bits and functions

M1	MO	Functions	Note
0	0	Single-chip mode	
0	1	Internal ROM/external bus mode	
1	0	External ROM/external bus mode	
1	1	_	Inhibited

Note: Because of without internal ROM, MB91101 allows "10B" setting value only.

#### ■ I/O MAP

Address	Register name (abbreviated)	Register name	Read/write	Initial value			
0000н		(Vacancy)					
0001н	PDR2	Port 2 data register	R/W	ХХХХХХХАв			
0002н to 0004н	(Vacancy)						
0005н	PDR6	Port 6 data register	R/W	ХХХХХХХАв			
0006н		(Vacancy)					
0007н	_	(vacancy)					
0008н	PDRB	Port B data register	R/W	ХХХХХХХАв			
0009н	PDRA	Port A data register	R/W	— X X X X X X — в			
000Ан		(Vacancy)					
000Вн	PDR8	Port 8 data register	R/W	— — X — — X X X в			
000Сн to 0011н		(Vacancy)					
0012н	PDRE	Port E data register	R/W	ХХХХХХХАв			
0013н	PDRF	Port F data register	R/W	ХХХХХХХАв			
0014н to 001Вн		(Vacancy)					
001Cн	SSR0	Serial status register 0	R/W	00001-00в			
001Dн	SIDR0/SODR0	Serial input register 0/serial output register 0	R/W	ХХХХХХХАв			
001Eн	SCR0	Serial control register 0	R/W	00000100в			
001Fн	SMR0	Serial mode register 0	R/W	000-00в			
0020н	SSR1	Serial status register 1	R/W	00001-00в			
0021н	SIDR1/SODR1	Serial input register 1/serial output register 1	R/W	ХХХХХХХАв			
0022н	SCR1	Serial control register 1	R/W	00000100в			
0023н	SMR2	Serial mode register 1	R/W	000-00в			
0024н	SSR2	Serial status register 2	R/W	00001-00в			
0025н	SIDR2/SODR2	Serial input register 2/serial output register 2	R/W	ХХХХХХХАв			
0026н	SCR2	Serial control register 2	R/W	00000100в			
0027н	SMR2	Serial mode register 2	R/W	000-00в			

Address	Register name (abbreviated)	Register name	Read/write	Initial value			
0028н		16 bit relead register of 0	W	ХХХХХХХ			
0029н	- TMRLR0	16-bit reload register ch. 0	vv	ХХХХХХХАв			
002Ан	- TMR0	16 hit timer register of 0	D	ХХХХХХХАв			
002Вн		16-bit timer register ch. 0	R	ХХХХХХХ			
002Сн		()(222721)					
002Dн	-	(Vacancy)					
<b>002Е</b> н	- TMCSR0	16-bit reload timer control status register	R/W	0000в			
<b>002F</b> н	TMCSRU	ch. 0	K/VV	00000000			
0030н			14/	ХХХХХХХ			
0031н	TMRLR1	16-bit reload register ch. 1	W	ХХХХХХХАв			
0032н			P	ХХХХХХХАв			
0033н	TMR1	16-bit timer register ch. 1	R	ХХХХХХХАв			
0034н							
0035н	-	(Vacancy)					
0036н		16-bit reload timer control status register	R/W	<b>———————————————</b>			
0037н	- IMCSR1	TMCSR1 16-bit reload timer control status register ch. 1		00000000			
0038н	4000		R	—————————————————————————————————————			
0039н	ADCR	A/D converter data register		ХХХХХХХАв			
003Ан	4.500		DAA	00000000			
003Вн	ADCS	A/D converter control status register	R/W	00000000			
003Сн			14/	ХХХХХХХАв			
003Dн	- TMRLR2	16-bit reload register ch. 2	W	ХХХХХХХАв			
003Ен				ХХХХХХХАв			
003Fн	- TMR2	16-bit timer register ch. 2	R	ХХХХХХХАв			
0040н							
0041н	1	(Vacancy)					
0042н		16-bit reload timer control status register		<b>————————————————</b> ————————————————————			
0043н	TMCSR2	ch. 2	R/W	00000000			
0044н to 0077н		(Vacancy)					

Address	Register name (abbreviated)	Register name	Read/write	Initial value		
0078н			DAA	00000000		
<b>0079</b> н	UTIM0/UTIMR0	U-TIMER register ch. 0/reload register ch. 0	R/W	00000000		
007Ан		(Vacancy)				
007Bн	UTIMC0	U-TIMER control register ch. 0	R/W	000001в		
007Сн			DAV	00000000		
007Dн	UTIM1/UTIMR1	U-TIMER register ch. 1/reload register ch. 1	R/W	00000000		
<b>007Е</b> н		(Vacancy)				
<b>007F</b> н	UTIMC1	U-TIMER control register ch. 1	R/W	000001в		
0080н				00000000		
<b>0081</b> н	UTIM2/UTIMR2	U-TIMER register ch. 2/reload register ch. 0	R/W	00000000		
0082н		(Vacancy)				
0083н	UTIMC2	U-TIMER control register ch. 2	R/W	000001в		
0084н to 0093н		(Vacancy)				
0094н	EIRR	External interrupt cause register	R/W	00000000		
0095н	ENIR	Interrupt enable register	R/W	00000000		
0096н to 0098н		(Vacancy)				
0099н	ELVR	External interrupt request level setting register	R/W	00000000		
009Ан to 00D1н		(Vacancy)				
00D2н	DDRE	Port E data direction register	W	00000000в		
00D3н	DDRF	Port F data direction register	W	00000000		
00D4н to 00DBн	(Vacancy)					
00DCн	0014		D.***	00110010в		
00DDн	- GCN1	General control register 1	R/W	0001000в		
00DEн		(Vacancy)				
00DFн	GCN2	General control register 2	R/W	00000000		

Address	Register name (abbreviated)	Register name	Read/write	Initial value
00E0н	DTMDO		D	11111118
00E1н	PTMR0	Ch. 0 timer register	R	11111118
00E2н	<b>DOOD</b> 0			ХХХХХХХАв
00E3н	PCSR0	Ch. 0 cycle setting register	W	ХХХХХХХАв
00E4н				ХХХХХХХАв
00E5н	- PDUT0	Ch. 0 duty setting register	W	ХХХХХХХАв
00E6н	PCNH0	Ch. 0 control status register H	R/W	000000-в
00E7н	PCNL0	Ch. 0 control status register L	R/W	00000000
00E8H			D	11111118
00E9н	- PTMR1	Ch. 1 timer register	R	11111118
00EAн	D00D4		W	ХХХХХХХАв
00EBн	PCSR1	Ch. 1 cycle setting register		ХХХХХХХАв
00ECн			14/	ХХХХХХХАв
00EDн	- PDUT1	Ch. 1 duty setting register	W	ХХХХХХХАв
00EEн	PCNH1	Ch. 1 control status register H	R/W	000000-в
00EFн	PCNL1	Ch. 1 control status register L	R/W	00000000
00F0н	DTMDO	Ch. 2 timer register	R	11111118
00F1н	- PTMR2			11111118
00F2н	DOODO		w	ХХХХХХХАв
00F3н	PCSR2	Ch. 2 cycle setting register		ХХХХХХХАв
00F4⊦			W	ХХХХХХХАв
00F5н	- PDUT2	Ch. 2 duty setting register		ХХХХХХХАв
00F6н	PCNH2	Ch. 2 control status register H	R/W	000000-в
00F7н	PCNL2	Ch. 2 control status register L	R/W	00000000
00F8н	DTMDO		D	11111118
00F9н	- PTMR3	Ch. 3 timer register	R	11111118
00FAн	<b>DOOD</b> 0		14/	ХХХХХХХАв
00FBн	PCSR3	Ch. 3 cycle setting register	W	ХХХХХХХАв
00FCн			147	ХХХХХХХАв
00FDн	- PDUT3	Ch. 3 duty setting register	W	ХХХХХХХАв
00FEн	PCNH3	Ch. 3 control status register H	R/W	0000000-в
<b>00FF</b> н	PCNL3	Ch. 3 control status register L	R/W	00000000в

Address	Register name (abbreviated)	Register name	Read/write	Initial value		
0100н to 01FFн		(Vacancy)				
0200н				ХХХХХХХАв		
0201н				ХХХХХХХ		
0202н	- DPDP	DMAC parameter descriptor pointer	R/W	XXXXXXXX		
0203н	_			X 0 0 0 0 0 0 0 e		
0204н				000000000		
0205н	DACSR	DMAC control status register		00000000		
0206н	DACOK	DMAC control status register	R/W	00000000		
0207н	-			000000000		
0208н				XXXXXXXX		
0209н	DATOD	DMAC pin control register	R/W	X X X X 0 0 0 0 e		
020Ан	DATCR			X X X X 0 0 0 0 e		
020Bн				X X X X 0 0 0 0 e		
020Сн to 03E3н	(Vacancy)					
03E4н		CHCR Instruction cache control register	R/W	E		
03E5н				————— E		
03E6н				————— E		
03E7н	_			000000		
03E8н to 03EFн		(Vacancy)				
03F0н				XXXXXXXX		
03F1н	BSDO	Pit approximately 0 detection data register	W	XXXXXXXX		
03F2н	BSD0	Bit search module 0-detection data register	VV	XXXXXXXX		
03F3⊦				XXXXXXXX		
03F4н				XXXXXXXX		
03F5н	BSD1			XXXXXXXX		
03F6н		Bit search module 1-detection data register	R/W	XXXXXXXX		
03F7н	1			XXXXXXXX		

Address	Register name (abbreviated)	Register name	Read/write	Initial value
03F8н				ХХХХХХХАв
03F9н	BSDC	Bit search module transition-detection data	W	ХХХХХХХАв
03FAн	BSDC	register	VV	ХХХХХХХАв
03FBн	_			ХХХХХХХАв
03FCн				ХХХХХХХАв
03FDн	- BSRR	SPP Bit sourch modulo detection result register	D	ХХХХХХХАв
03FEн	DOKK	Bit search module detection result register	R	ХХХХХХХАв
03FFн	-			ХХХХХХХАв
0400н	ICR00	Interrupt control register 0	R/W	— — — <b>1 1 1 1 1</b> в
<b>0401</b> н	ICR01	Interrupt control register 1	R/W	— — — <b>1 1 1 1 1</b> в
0402н	ICR02	Interrupt control register 2	R/W	<b>— — — 1 1 1 1 1</b> в
0403н	ICR03	Interrupt control register 3	R/W	<b>— — — 1 1 1 1 1</b> в
0404н	ICR04	Interrupt control register 4	R/W	<b>— — — 1 1 1 1 1</b> в
0405н	ICR05	Interrupt control register 5	R/W	— — — <b>1 1 1 1 1</b> в
0406н	ICR06	Interrupt control register 6	R/W	— — — <b>1 1 1 1 1</b> в
0407н	ICR07	Interrupt control register 7	R/W	— — — <b>1 1 1 1 1</b> в
0408н	ICR08	Interrupt control register 8	R/W	— — — <b>1 1 1 1 1</b> в
0409н	ICR09	Interrupt control register 9	R/W	<b>— — — 1 1 1 1 1</b> в
040Ан	ICR10	Interrupt control register 10	R/W	<b>— — — 1 1 1 1 1</b> в
040Bн	ICR11	Interrupt control register 11	R/W	<b>— — — 1 1 1 1 1</b> в
040CH	ICR12	Interrupt control register 12	R/W	— — — <b>1 1 1 1 1</b> в
040Dн	ICR13	Interrupt control register 13	R/W	— — — <b>1 1 1 1 1</b> в
<b>040Е</b> н	ICR14	Interrupt control register 14	R/W	— — — <b>1 1 1 1 1</b> в
040Fн	ICR15	Interrupt control register 15	R/W	— — — <b>1 1 1 1 1</b> в
0410н	ICR16	Interrupt control register 16	R/W	— — — <b>1 1 1 1 1</b> в
<b>0411</b> н	ICR17	Interrupt control register 17	R/W	<b>— — — 1 1 1 1 1</b> в
0412н	ICR18	Interrupt control register 18	R/W	— — — <b>1 1 1 1 1</b> в
0413н	ICR19	Interrupt control register 19	R/W	<b>— — — 1 1 1 1 1</b> в
0414н	ICR20	Interrupt control register 20	R/W	— — — <b>1 1 1 1 1</b> в
0415н	ICR21	Interrupt control register 21	R/W	<b>— — — 1 1 1 1 1</b> в
<b>0416</b> н	ICR22	Interrupt control register 22	R/W	<b>— — — 1 1 1 1 1</b> в

Address	Register name (abbreviated)	Register name	Read/write	Initial value			
<b>0417</b> н	ICR23	Interrupt control register 23	R/W	—————————————————————————————————————			
0418н	ICR24	Interrupt control register 24	R/W	—————————————————————————————————————			
0419н	ICR25	Interrupt control register 25	R/W	—————————————————————————————————————			
041Ан	ICR26	Interrupt control register 26	R/W	—————————————————————————————————————			
041Bн	ICR27	Interrupt control register 27	R/W	—————————————————————————————————————			
041Cн	ICR28	Interrupt control register 28	R/W	—————————————————————————————————————			
041Dн	ICR29	Interrupt control register 29	R/W	<b>—————————————————</b> ———————————————————			
041Eн	ICR30	Interrupt control register 30	R/W	—————————————————————————————————————			
041Fн	ICR31	Interrupt control register 31	R/W	—————————————————————————————————————			
<b>042F</b> н	ICR47	Interrupt control register 47	R/W	<b>—————————————————</b> ———————————————————			
0430н	DICR	Delayed interrupt control register	R/W	—————————————————————————————————————			
0431н	HRCL	Hold request cancel request level setting register	R/W	—————————————————————————————————————			
0432н to 047Fн	(Vacancy)						
0480н	RSRR/WTCR	Reset cause register/ watchdog peripheral control register	R/W	1ХХХХ-00в			
0481н	STCR	Standby control register	R/W	000111в			
0482н	PDRR	DMA controller request squelch register	R/W	0000в			
0483н	CTBR	Timebase timer clear register	W	ХХХХХХХАв			
0484н	GCR	Gear control register	R/W	110011-1в			
0485н	WPR	Watchdog reset occurrence postpone register	W	ХХХХХХХХ			
0486н		()/202003/)					
<b>0487</b> н	-	(Vacancy)					
0488н	PCTR	PLL control register	R/W	00в			
0489н to 0600н	(Vacancy)						
<b>0601</b> н	DDR2	Port 2 data direction register	W	00000000в			
0602н to 0604н		(Vacancy)					
0605н	DDR6	Port 6 data direction register	W	00000000в			
0606н		· · · · · · · · · · · · · · · · · · ·	1				
0607н	-	(Vacancy)					

Address	Register name (abbreviated)	Register name	Read/write	Initial value
<b>0608</b> H	DDRB	Port B data direction register	W	00000000
0609н	DDRA	Port A data direction register	W	— 0 0 0 0 0 0 — в
060Ан		(Vacancy)	<u> </u>	
060Вн	DDR8	Port 8 data direction register	W	0000 в
060Сн			14/	00000000
060Dн	ASR1	Area select register 1	W	0000001в
060Eн			14/	00000000
060Fн	- AMR1	Area mask register 1	W	00000000
<b>0610</b> н	4000		14/	00000000
<b>0611</b> н	ASR2	Area select register 2	W	0000010в
<b>0612</b> н				00000000
<b>0613</b> H	- AMR2	Area mask register 2	W	00000000
<b>0614</b> H	4000		14/	00000000
<b>0615</b> H	ASR3	Area select register 3	W	0000011в
<b>0616</b> H				00000000
<b>0617</b> н	- AMR3	Area mask register 3	W	00000000
<b>0618</b> H	4.05.4	SR4 Area select register 4		00000000
<b>0619</b> H	- ASR4		W	00000100в
061Aн		A	W	00000000
061B⊦	- AMR4	Area mask register 4		00000000
061Cн	4005		14/	00000000
061Dн	ASR5	Area select register 5	W	00000101в
061Eн			W	00000000
061Fн	- AMR5	Area mask register 5		00000000
0620н	AMD0	Area mode register 0	R/W	<b>— — — О О 1 1 1</b> в
<b>0621</b> н	AMD1	Area mode register 1	R/W	000000в
0622н	AMD32	Area mode register 32	R/W	00000000
0623н	AMD4	Area mode register 4	R/W	000000в
0624н	AMD5	Area mode register 5	R/W	000000в
0625н	DSCR	DRAM signal control register	W	00000000
0626н	2502		5.44	— — X X X X X X в
<b>0627</b> н	RFCR	Refresh control register	R/W	00000в

(Continued)

Address	Register name (abbreviated)	Register name	Read/write	Initial value		
0628н	- EPCR0	External pip control register 0	W	1100в		
0629н	EPCRU	External pin control register 0	vv	– 1 1 1 1 1 1 1 в		
062Ан		(Vacancy)				
062Вн	EPCR1	External pin control register 1	W	11111111в		
062Сн		CR4 DRAM control register 4	R/W	00000000в		
062Dн	- DMCR4			000000-в		
062Eн	DMCDE	DDAM control register 5		00000000в		
062Fн	- DMCR5	DRAM control register 5	R/W	000000-в		
0630н to 07FDн	(Vacancy)					
07FEн	LER	Little endian register	W	000в		
07FFн	MODR	Mode register	W	ХХХХХХХАв		

Note: Do not use (vacancy).

#### ■ INTERRUPT CAUSES, INTERRUPT VECTORS AND INTERRUPT CONTROL REGISTER ALLOCATIONS

	Interru	pt number	Interru	Interrupt level	
Interrupt causes	Decimal	Hexadecimal	Register	Offset	address
Reset	0	00	_	3FCн	000FFFFCн
Reserved for system	1	01	_	3F8⊦	000FFFF8H
Reserved for system	2	02	_	3F4⊦	000FFFF4H
Reserved for system	3	03	_	3F0н	000FFFF0н
Reserved for system	4	04	_	ЗЕСн	000FFFECн
Reserved for system	5	05		3E8н	000FFFE8н
Reserved for system	6	06		3E4н	000FFFE4н
Reserved for system	7	07	_	3Е0н	000FFFE0н
Reserved for system	8	08		3DCн	000FFFDCн
Reserved for system	9	09	_	3D8н	000FFFD8н
Reserved for system	10	0A	—	3D4н	000FFFD4H
Reserved for system	11	0B	—	3D0н	000FFFD0н
Reserved for system	12	0C	—	3ССн	000FFFCCн
Reserved for system	13	0D	—	3С8н	000FFFC8н
Exception for undefined instruction	14	0E	—	<b>3С4</b> н	000FFFC4H
NMI request	15	0F	F <sub>H</sub> fixed	3С0н	000FFFC0н
External interrupt 0	16	10	ICR00	3ВСн	000FFFBCн
External interrupt 1	17	11	ICR01	<b>3В8</b> н	000FFFB8н
External interrupt 2	18	12	ICR02	3 <b>В</b> 4н	000FFFB4н
External interrupt 3	19	13	ICR03	3В0н	000FFFB0н
UART0 receive complete	20	14	ICR04	ЗАСн	000FFFACн
UART1 receive complete	21	15	ICR05	3А8н	000FFFA8н
UART2 receive complete	22	16	ICR06	3А4н	000FFFA4н
UART0 transmit complete	23	17	ICR07	3А0н	000FFFA0н
UART1 transmit complete	24	18	ICR08	39Сн	000FFF9Cн
UART2 transmit complete	25	19	ICR09	398н	000FFF98н
DMAC0 (complete, error)	26	1A	ICR10	<b>394</b> ⊦	000FFF94н
DMAC1 (complete, error)	27	1B	ICR11	390н	000FFF90н
DMAC2 (complete, error)	28	1C	ICR12	<b>38С</b> н	000FFF8Cн
DMAC3 (complete, error)	29	1D	ICR13	388н	000FFF88н
DMAC4 (complete, error)	30	1E	ICR14	<b>384</b> ⊦	000FFF84н
DMAC5 (complete, error)	31	1F	ICR15	380н	000FFF80н

Interview course	Interru	ipt number	Interru	pt level	TBR default	
Interrupt causes	Decimal	Hexadecimal	Register	Offset	address	
DMAC6 (complete, error)	32	20	ICR16	37Сн	000FFF7Cн	
DMAC7 (complete, error)	33	21	ICR17	378н	000FFF78н	
A/D converter (successive approximation conversion type)	34	22	ICR18	374н	000FFF74н	
16-bit reload timer 0	35	23	ICR19	370н	000FFF70н	
16-bit reload timer 1	36	24	ICR20	36Сн	000FFF6Cн	
16-bit reload timer 2	37	25	ICR21	368н	000FFF68н	
PWM 0	38	26	ICR22	364н	000FFF64H	
PWM 1	39	27	ICR23	360н	000FFF60н	
PWM 2	40	28	ICR24	35Сн	000FFF5Cн	
PWM 3	41	29	ICR25	358н	000FFF58н	
U-TIMER 0	42	2A	ICR26	354н	000FFF54H	
U-TIMER 1	43	2B	ICR27	350н	000FFF50н	
U-TIMER 2	44	2C	ICR28	34Сн	000FFF4Cн	
Reserved for system	45	2D	ICR29	348н	000FFF48н	
Reserved for system	46	2E	ICR30	344н	000FFF44H	
Reserved for system	47	2F	ICR31	340н	000FFF40н	
Reserved for system	48	30	ICR32	33Сн	000FFF3Cн	
Reserved for system	49	31	ICR33	338н	000FFF38н	
Reserved for system	50	32	ICR34	334н	000FFF34н	
Reserved for system	51	33	ICR35	330н	000FFF30н	
Reserved for system	52	34	ICR36	32Сн	000FFF2Cн	
Reserved for system	53	35	ICR37	328н	000FFF28н	
Reserved for system	54	36	ICR38	324н	000FFF24н	
Reserved for system	55	37	ICR39	320н	000FFF20н	
Reserved for system	56	38	ICR40	31Сн	000FFF1Cн	
Reserved for system	57	39	ICR41	318н	000FFF18н	
Reserved for system	58	ЗA	ICR42	314н	000FFF14н	
Reserved for system	59	3B	ICR43	310н	000FFF10н	
Reserved for system	60	3C	ICR44	30Сн	000FFF0Cн	
Reserved for system	61	3D	ICR45	308н	000FFF08н	
Reserved for system	62	3E	ICR46	304н	000FFF04н	
Delayed interrupt cause bit	63	3F	ICR47	300н	000FFF00н	

(Continued)

	Interru	Interrupt number		Interrupt level	
Interrupt causes	Decimal	Hexadecimal	Register	Offset	address
Reserved for system (used in REALOS*)	64	40		2FCн	000FFEFCH
Reserved for system (used in REALOS*)	65	41		2F8н	000FFEF8н
Used in INT instructions	66 to 255	42 to FF		2F4н to 000н	000FFEF4н to 000FFC00н


\* : When using in REALOS/FR, interrupt 0x40, 0x41 for system code.


# ■ PERIPHERAL RESOURCES

#### 1. I/O Ports

There are 2 types of I/O port register structure; port data register (PDR0 to PDRF) and data direction register (DDR0 to DDRF), where bits PDR0 to PDRF and bits DDR0 to DDRF corresponds respectively. Each bit on the register corresponds to an external pin. In port registers input/output register of the port configures input/ output function of the port, while corresponding bit (pin) configures input/output function in data direction registers. Bit "0" specifies input and "1" specifies output.

- For input (DDR = "0") setting;
   PDR reading operation: reads level of corresponding external pin.
   PDR writing operation: writes set value to PDR.
- For output (DDR = "1") setting;
   PDR reading operation: reads PDR value.
   PDR writing operation: outputs PDR value to corresponding external pin.





#### • Data direction register

Address	bit 7 bit 0
000601н	DDR2
000605н	DDR6
00060BH	DDR8
000609н	DDRA
000608H	DDRB
0000D2H	DDRE
0000D3н	DDRF

# 0000000000

(W)

(W)

Initial value

--0-(W) -000000-в (W) 00000000в (W) 00000000в (W)

# 0000000в (W)

(): Access

W: Write only

- : Unused


39


# 2. DMA Controller (DMAC)


The DMA controller is a module embedded in FR family devices, and performs DMA (direct memory access) transfer.

DMA transfer performed by the DMA controller transfers data without intervention of CPU, contributing to enhanced performance of the system.

- 8 channels
- Mode: single/block transfer, burst transfer and continuous transfer: 3 kinds of transfer
- Transfer all through the area
- Max. 65536 of transfer cycles
- Interrupt function right after the transfer
- · Selectable for address transfer increase/decrease by the software
- External transfer request input pin, external transfer request accept output pin, external transfer complete output pin three pins for each
- Block diagram








# 3. UART

The UART is a serial I/O port for supporting asynchronous (start-stop system) communication or CLK synchronous communication, and it has the following features.

The MB91101 consists of 3 channels of UART.

- Full double double buffer
- Both a synchronous (start-stop system) communication and CLK synchronous communication are available.
- Supporting multi-processor mode
- Perfect programmable baud rate Any baud rate can be set by internal timer (refer to section "4. U-TIMER").
- Any baud rate can be set by external clock.
- Error checking function (parity, framing and overrun)
- Transfer signal: NRZ code
- Enable DMA transfer/start by interrupt.



# Register configuration

Address	bit 15	bit 8 bit	Initial value
0000001EH	SCR0		00000100в (R/W)
0000022н	SCR1		00000100в (R/W)
0000026н	SCR2		00000100в (R/W)
0000001 <b>F</b> н		SMR0	000-00в (R/W)
0000023 <sub>н</sub>		SMR1	000-00 <sub>в</sub> (R/W)
0000027н		SMR2	000-00в (R/W)
0000001CH	SSR0		00001-00в (R/W)
0000020н	SSR1		00001-00в (R/W)
0000024н	SSR2		00001-00в (R/W)
0000001D <sub>H</sub>		SIDR0/SODR0	XXXXXXX <sub>B</sub> (R/W)
0000021н		SIDR1/SIDR1	XXXXXXX в (R/W)
0000002н		SIDR2/SIDR2	XXXXXXX в (R/W)
() : Acces R/W : Read: – : Unuse X : Indete	able and writable ed		


#### 4. U-TIMER (16-bit Timer for UART Baud Rate Generation)

The U-TIMER is a 16-bit timer for generating UART baud rate. Combination of chip operating frequency and reload value of U-TIMER allows flexible setting of baud rate.


The U-TIMER operates as an interval timer by using interrupt issued on counter underflow.

The MB91101 has 3 channel U-TIMER embedded on the chip. An interval of up to  $2^{16} \times \phi$  can be counted.

#### • Block diagram



#### • Register configuration




# 5. PWM Timer

The PWM timer can output high accurate PWM waves efficiently.


MB91101 has inner 4-channel PWM timers, and has the following features.

- Each channel consists of a 16-bit down counter, a 16-bit data resister with a buffer for scyde setting, a 16-bit compare resister with a buffer for duty setting, and a pin controller.
- The count clock of a 16-bit down counter can be selected from the following four inner clocks. Inner clock  $\phi$ ,  $\phi/4$ ,  $\phi/16$ ,  $\phi/64$
- The counter value can be initialized "FFFFH" by the resetting or the counter borrow.
- PWM output (each channel)
- Resister description

#### • Block diagram (general construction)



• Block diagram (for one channel)



# Register configuration

Γ

Address bit 15	bit 8	Initial value bit 0	
000000DCн 000000DDн	GCN1	00110010 в 00010000 в (R/	/W)
000000DFн	G	GCN2 00000000 в (R/	/W)
000000E0н 000000E1н	PTMR0	1 1 1 1 1 1 1 1 в (R) 1 1 1 1 1 1 1 в (R)	)
000000E2н 000000E3н	PCSR0	XXXXXXXXX B XXXXXXXX B W	')
000000E4 <sub>H</sub>	PDUT0		
000000E5н 000000E6н		XXXXXXXX в (W, 0000000-в (R/	
	PCNH0		,
000000E7н 000000E8н	P	CNL0 0000000 ℝ (R/	,
000000E9H	PTMR1	1111111 <sub>в</sub> (R)	)
000000EAн 000000EBн	PCSR1	XXXXXXXXX B XXXXXXXX B W	')
000000ECн 000000EDн	PDUT1	XXXXXXXX B XXXXXXXX B (W)	')
000000EEH	PCNH1	000000-в (R/	/W)
000000EFH	P	CNL1 00000000в (R/	/W)
000000F0н 000000F1н	PTMR2	11111111 1111111 <sub>в</sub> (R)	)
000000F2н 000000F3н	PCSR2	XXXXXXXXX B XXXXXXXX B (W)	')
000000F4н 000000F5н	PDUT2	XXXXXXXXX B XXXXXXXX B (W)	')
00000F6H	PCNH2	000000-в (R/	/W)
000000 <b>F7</b> н	P	CNL2 00000000в (R/	/W)
000000F8 <sub>н</sub> 000000F9 <sub>н</sub>	PTMR3	1 1 1 1 1 1 1 1 в (R) 1 1 1 1 1 1 1 в (R)	)
000000FAн 000000FBн	PCSR3	 XXXXXXXX в XXXXXXXX в (W)	')
000000FCH	PDUT3	 XXXXXXXX в (W) XXXXXXXX в (W)	')
000000FDн 000000FEн	PCNH3	АЛАЛАЛАВ (R/	
		<u>.</u>	,
000000FFH	P	CNL3 00000000 в (R/	(VV)
()			
<ul> <li>() : Access</li> <li>R/W : Readable and w</li> <li>R : Read only</li> </ul>	ritable		
W : Write only – : Unused			
X : Indeterminate			


### 6. 16-bit Reload Timer

The 16-bit reload timer consists of a 16-bit down counter, a 16-bit reload timer, a prescaler for generating internal count clock and control registers.

Internal clock can be selected from 3 types of internal clocks (divided by 2/8/32 of machine clock).

The DMA transfer can be started by the interruption.

The MB91101 consists of 3 channels of the 16-bit reload timer.




# Register configuration

Address	bit 15 bit 0	Initial value
0000002Ен 0000002Ен	TMCSR0	0000в (R/W) 0000000в
00000036н 00000037н	TMCSR1	0000в 0000000в (R/W)
00000042н 00000043н	TMCSR2	0000в 0000000в (R/W)
0000002Ан 0000002Вн	TMR0	XXXXXXXX в XXXXXXX в (R)
0000032н 0000033н	TMR1	XXXXXXXX в (R) XXXXXXXX в
0000003Eн 0000003Fн	TMR2	$\begin{array}{c} X X X X X X X X B \\ X X X X X X X X X B \end{array} (R)$
0000028н 0000029н	TMRLR0	XXXXXXXX в XXXXXXXX в (W)
0000030н 0000031н	TMRLR1	XXXXXXXX в XXXXXXXX в (W)
0000003Сн 0000003Dн	TMRLR2	XXXXXXXX в XXXXXXXX в (W)
() : Acces R/W : Read R : Read W : Write – : Unuse X : Indete	able and writable only only ed	

### 7. Bit Search Module

The bit search module detects transitions of data (0 to 1/1 to 0) on the data written on the input registers and returns locations of the transitions.

#### • Block diagram



#### • Register configuration

Address bit	31 bit 16	bit 0	Initial value	
000003F0н			XXXXXXXXB	
000003F1н 000003F2н	BSD0		XXXXXXXXXB XXXXXXXXXB	(W)
000003F3H	l I		XXXXXXXXB	
000003F4н	l I		XXXXXXXXB	
000003F5н 000003F6н	BSD1		XXXXXXXXAB XXXXXXXXAB	(W)
000003F7н	ĺ		XXXXXXXX	
000003F8н	1		XXXXXXXXB	
000003F9н 000003FАн	BSDC		XXXXXXXXB XXXXXXXXB	(W)
000003FBH	l I		XXXXXXXX	
000003FCн	1		XXXXXXXXB	
000003FEн 000003FDн	BSRR		XXXXXXXXXB XXXXXXXXXB	(W)
000003FFH			XXXXXXXXB	
() : Access				
R/W : Readable a	ind writable			
R : Read only				
W : Write only X : Indetermin	ate			

# 8. 10-bit A/D Converter (Successive Approximation Conversion Type)

The A/D converter is the module which converts an analog input voltage to a digital value, and it has following features.


- Minimum converting time: 5.6 µs/ch. (system clock: 25 MHz)
- Inner sample and hold circuit
- Resolution: 10 bits
- Analog input can be selected from 4 channels by program.
  - Single convert mode: 1 channel is selected and converted.

Scan convert mode: Converting continuous channels. Maximum 4 channels are programmable.

Continuous convert mode: Converting the specified channel repeatedly.

Stop convert mode: After converting one channel then stop and wait till next activation synchronising at the beginning of conversion can be performed.

- DMA transfer operation is available by interruption.
- Operating factor can be selected from the software, the external trigger (falling edge), and 16-bit reroad timer (rising edge).




# Register configuration

Address	bit 15	bit 0	Initial value	
0000003Ан 0000003Вн	ADCS		00000000 в 000000000 в	(R/W)
00000038н 00000039н	ADCR		ХХ в ХХХХХХХХ в	(R)
R : Read o – : Unuse	ble and writable only			

### 9. Interrupt Controller

The interrupt controller processes interrupt acknowledgments and arbitration between interrupts.



- \*1: DLYI stands for delayed interrupt module (delayed interrupt generation block) (refer to the section "11. Delayed Interrupt Module" for detail).
- \*2: INT0 is a wake-up signal to clock control block in the sleep or stop status.
- \*3: HLDCAN is a bus release request signal for bus masters other than CPU.
- \*4: LEVEL5 to LEVEL0 are interrupt level outputs.
- \*5: VCT5 to VCT0 are interrupt vector outputs.

### • Register configuration

Address	bit 7 bit 0	Initial value	Address	bit 7 bit 0	Initial value
00000400н	ICR00	11111 в (R/W)	<b>00000411</b> н	ICR17	11111 в (R/W)
00000401н	ICR01	11111 в (R/W)	00000412н	ICR18	11111 в (R/W)
00000402н	ICR02	11111 в (R/W)	00000413н	ICR19	11111 в (R/W)
00000403н	ICR03	11111 в (R/W)	<b>00000414</b> н	ICR20	11111 в (R/W)
00000404н	ICR04	11111 в (R/W)	00000415н	ICR21	11111 в (R/W)
00000405н	ICR05	11111 в (R/W)	00000416н	ICR22	11111 в (R/W)
00000406н	ICR06	11111 в (R/W)	<b>00000417</b> н	ICR23	11111 в (R/W)
00000407н	ICR07	11111 в (R/W)	00000418н	ICR24	11111 в (R/W)
00000408н	ICR08	11111 в (R/W)	<b>00000419</b> н	ICR25	11111 в (R/W)
00000409н	ICR09	11111 в (R/W)	0000041Ан	ICR26	11111 в (R/W)
0000040AH	ICR10	11111 в (R/W)	0000041Bн	ICR27	11111 в (R/W)
0000040BH	ICR11	11111 в (R/W)	0000041Cн	ICR28	11111 в (R/W)
0000040Сн	ICR12	11111 в (R/W)	0000041Dн	ICR29	11111 в (R/W)
0000040DH	ICR13	11111 в (R/W)	0000041Eн	ICR30	11111 в (R/W)
0000040Eн	ICR14	11111 в (R/W)	0000041Fн	ICR31	11111 в (R/W)
0000040Fн	ICR15	11111 в (R/W)	0000042Fн	ICR47	11111 в (R/W)
00000410 <sub>н</sub>	ICR16	11111 в (R/W)	00000431 <sub>н</sub>	HRCL	11111 в (R/W)
			00000430н	DICR	0 в (R/W)


() : Access
R/W : Redable and writable
- : Unused

# 10. External Interrupt/NMI Control Block

The external interrupt/NMI control block controls external interrupt request signals input to NMI pin and INT0 to INT3 pins.

Detecting levels can be selected from "H", "L", rising edge and falling edge (not for NMI pin).

#### • Block diagram



#### • Register configuration

Address	bit 15	bit 8	bit 0	Initial value	
0000095н		ENIR		0000000 в	(R/W)
00000094н	EIRR			0000000 в	(R/W)
00000099н		ELVR		0000000 в	(R/W)
(): Access R/W: Redabl					

# 11. Delayed Interrupt Module

Delayed interrupt module is a module which generates a interrupt for changing a task. By using this delayed interrupt module, an interrupt request to CPU can be generated/cancelled by the software.

Refer to the section "9. Interrupt Controller" for delayed interrupt module block diagram.


#### • Register configuration

Address	bit 7	bit 0	Initial value
00000430н	DICR		Ов (R/W)
():Acces R/W:Redat - : Unuse	ble and writable		


## 12. Clock Generation (Low-power consumption mechanism)

The clock control block is a module which undertakes the following functions.

- CPU clock generation (including gear function)
- Peripheral clock generation (including gear function)
- Reset generation and cause hold
- Standby function (including hardware standby)
- DMA request prohibit
- PLL (multiplier circuit) embedded



#### • Register configuration



# 13. External Bus Interface


The external bus interface controls the interface between the device and the external memory and also the external I/O, and has the following features.

- 25-bit (32 Mbytes) address output
- 6 independent banks owing to the chip select function.
   Can be set to anywhere on the logical address space for minimum unit 64 Kbytes.
   Total 32 Mbytes × 6 area setting is available by the address pin and the chip select pin.
- 8/16-bit bus width setting are available for every chip select area.
- Programmable automatic memory wait (max. for 7 cycles) can be inserted.
- DRAM interface support Three kinds of DRAM interface: Double CAS DRAM (normally DRAM I/F) Single CAS DRAM


### Hyper DRAM

2 banks independent control (RAS, CAS, etc. control signals) DRAM select is available from 2CAS/1WE and 1CAS/2WE. Hi-speed page mode supported CBR/self refresh supported Programmable wave form

- Unused address/data pin can be used for I/O port.
- Little endian mode supported
- Clock doubler: Internal bus 50 MHz, external bus 25 MHz



#### • Register configuration



# ■ ELECTRICAL CHARACTERISTICS

#### 1. Absolute Maximum Ratings

			Va	lue	(V	ss = AVss = 0.0
Parameter		Symbol			Unit	Remarks
			Min.	Max.		
		Vcc5	Vss-0.3	Vss + 6.5	V	
At 5 V power supply		Vcc3	—		V	
voltage		Vcc5	Vcc3-0.3	Vss + 6.5	V	*1
	At 3 V power supply	Vcc3	Vss-0.3	Vss + 3.6	V	*1
Analog supply	voltage	AVcc	Vss-0.3	Vss + 3.6	V	*2
Analog referen	ce voltage	AVRH	Vss-0.3	Vss + 3.6	V	*2
Analog pin inp	ut voltage	VIA	Vss-0.3	AVcc+0.3	V	
Input voltage		Vi	Vss-0.3	Vcc5+0.3	V	
Output voltage		Vo	Vss-0.3	Vcc5+0.3	V	
"L" level maxim	num output current	lo∟	_	10	mA	*3
"L" level averaç	ge output current	IOLAV		4	mA	*4
"L" level maxim	num total output current	ΣΙοι	_	100	mA	
"L" level averaç	ge total output current	ΣΙοιαν		50	mA	*5
"H" level maxin	num output current	Іон	_	-10	mA	*3
"H" level average	ge output current	ОНАУ		-4	mA	*4
"H" level maxin	num total output current	ΣІон		-50	mA	
"H" level avera	ge total output current	ΣΙομαν	_	-20	mA	*5
Power consum	ption	PD	_	500	mW	
Operating tem	perature	TA	0	+70	°C	
Storage tempe	rature	Tstg	-55	+150	°C	

\*1: Vcc5 must not be less than Vss - 0.3 V.

\*2: Make sure that the voltage does not exceed  $V_{CC}5 + 0.3$  V, such as when turning on the device.

\*3: Maximum output current is a peak current value measured at a corresponding pin.

\*4: Average output current is an average current for a 100 ms period at a corresponding pin.

\*5: Average total output current is an average current for a 100 ms period for all corresponding pins.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# 2. Recommended Operating Conditions

(1) At 5 V operation (4.5 V to 5.5 V)

(Vss = AVss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
Parameter	Symbol	Min.	Max.	Onit	Reillarks
	Vcc5	4.5	5.5	V	Normal operation
Power supply voltage	Vcc5	*1	*1	V	Retaining the RAM state in stop mode
	Vcc3	—	—	V	*2
Analog supply voltage	AVcc	Vss + 2.7	Vcc + 3.6	V	
Analog reference voltage	AVRH	Vss – 0.3	AVcc	V	
Operating temperature	TA	0	+70	°C	
Smoothing capacitor	Cs	0.1	1.0	μF	Vcc3 pin *2

\*1: At Vcc5, the RAM state holding is not warranted in stop mode.

\*2: Vcc3 is used for the bypass capacitor pin.


\*3: Use the ceramic capacitor or the capacitor whose frequency characteristic is equivalent to that of the ceramic capacitor.


And select the larger capacity smoothing condenser to connect to the power supply (Vcc5) than Cs.

#### (2) At 3 V operation (2.7 V to 3.6 V)

(Vss = AVss = 0.0 V)									
Parameter	Symbol	Va	lue	Unit	Remarks				
		Min.	Max.		reilidi KS				
Power supply voltage	Vcc5	2.7	3.6	V	Normal operation				
	Vcc5	2.7	3.6	V	Retaining the RAM state in stop mode				
	Vcc3	2.7	3.6	V	*				
Analog power supply voltage	AVcc	Vss + 2.7	Vcc + 3.6	V					
Analog reference voltage	AVRH	AVss	AVcc	V					
Operating temperature	TA	0	+70	°C					

\* : Connect to  $V_{CC}$ 5 for the power supply pin.





WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

# 3. DC Characteristics

Demonstern	Current of	Din manua		Value				Demonstra	
Parameter	Symbol	Pin name	Condition	Min. Typ.		Max.	Unit	Remarks	
	Vін	Input pin except for hysteresis input	_	0.65 × Vcc3	_	Vcc5 + 0.3	V	*	
"H" level input voltage	Viнs	HST, NMI, RST, PA1 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7	_	0.8  imes Vcc3	_	Vcc5 + 0.3	V	Hysteresis input *	
	VIL	Input other than following symbols	_	Vss-0.3	_	0.25 × Vcc3	V	*	
"L" level input voltage	" level input HST. NMI. RST.		_	Vss-0.3		0.2  imes Vcc3	V	Hysteresis input *	
"H" level output voltage	Vон	D16 to D31, A00 to A24, P6 to PF	Vcc5 = 4.5 V Іон = -4.0 mA	Vcc-0.5	_	_	V		
"L" level output voltage	Vol	D16 to D31, A00 to A24, P6 to PF	Vcc5 = 4.5 V loL = 4.0 mA	_	_	0.4	V		
Input leakage current (Hi-Z output leakage current)	lu	D00 to D31, A00 to A23, P8 to PF	Vcc5 = 5.5 V 0.45 V < Vı < Vcc	-5	_	+5	μΑ		
Pull-up resistance	Rpull	RST	Vcc5 = 5.5 V Vı = 0.45 V	25	50	100	kΩ		
	Icc	Vcc	Fc = 12.5 MHz Vcc5 = 5.5 V	_	75	100	mA	(4 multiplication) Operation at 50 MHz	
Power supply current	Iccs	Vcc	Fc = 12.5 MHz Vcc5 = 5.5 V	—	40	60	mA	Sleep mode	
	Іссн	Vcc	T <sub>A</sub> = +25°C Vcc5 = 5.5 V		10	100	μΑ	Stop mode	
Input capacitance	CIN	Except for Vcc5, Vcc3, AVcc, AVss, Vss	_	_	10	_	pF		

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 


\* : Vcc3 = 3.3 ±0.2 V (internal regulator output voltage) when using 5 V power supply, Vcc3 = power supply voltage when using 3 V power supply (internal regulator unused)

### 4. AC Characteristics

#### **Measurement Conditions**


#### • Vcc = 5.0 V ±10%

Parameter	Symbol		Value	Unit	Remarks	
		Min.	Тур.	Max.	Unit	Remarks
"H" level input voltage	Vін	—	2.4	—	V	
"L" level input voltage	VIL	—	0.8	—	V	
"H" level output voltage	Vон	—	2.4	—	V	
"L" level output voltage	Vol		0.8		V	




#### • Vcc = 2.7 V to 3.6 V


Parameter	Symbol		Value	Unit	Remarks	
	Symbol	Min.	Тур.	Max.	Unit	Remarks
"H" level input voltage	Vih	_	$1/2 \times Vcc$	_	V	
"L" level input voltage	VIL		$1/2 \times Vcc$	_	V	
"H" level output voltage	Vон	_	$1/2 \times Vcc$	—	V	
"L" level output voltage	Vol		$1/2 \times Vcc$		V	



• Load conditions



• Load capacitance - Delay characteristics (Output delay with reference to the internal)



### (1) Clock Timing Rating

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks	
Faiametei	Symbol	name	Condition	Min.	Max.	Unit	Remarks	
	fc	X0, X1	When using PLL	10	12.5	MHz		
Clock frequency	fc	X0, X1	X0, X1 Self-oscillation (divide-by-2 input)		25	MHz		
	fc	X0, X1	External clock (divide-by-2 input)	10	25	MHz		
Clock cycle time	tc	X0, X1	When using PLL	80	100	ns		
	tc X0, X1		—	40	100	ns		
Frequency shift ratio (when locked)	Δf	_	When using PLL	—	5	%	*1	
Input clock pulse width	Р <sub>WH</sub> , Р <sub>WL</sub>	X0, X1		25	_	ns	Input to X0 only, when using 5 V power supply	
	Р <sub>WH</sub> , Рw∟	X0, X1	_	10		ns	Input to X0, X1	
Input clock rising/falling time	tcr, tcf	X0, X1			8	ns	(tcr + tcf)	
	fср		CPU system	0.625*2	50	MHz		
Internal operating clock frequency	fсрв		— Bus system		25* <sup>3</sup>	MHz		
nequency	fcpp	—	Peripheral system	0.625*2	25	MHz		
Internal operating clock cycle time	<b>t</b> CP	—	CPU system	20	1600* <sup>2</sup>	ns		
	tсрв	—	Bus system	40* <sup>3</sup>	1600*2	ns		
-,	<b>t</b> CPP		Peripheral system	40	1600*2	ns		


 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

\*1: Frequency shift ratio stands for deviation ratio of the operating clock from the center frequency in the clock multiplication system.

$$\Delta f = \frac{|\alpha|}{f_0} \times 100 \ (\%) \qquad \qquad \text{Center frequency} \quad \int_{-\alpha}^{+\alpha} \int_{-\alpha}^{$$

\*2: These values are for a minimum clock of 10 MHz input to X0, a divide-by-2 system of the source oscillation and a 1/8 gear.

\*3: Values when using the doubler and CPU operation at 50 MHz.



### (2) Clock Output Timing

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

Parameter	Symbol F	Din nomo	Condition	Va	Unit	Remarks	
	Symbol	Fiii liailie	Condition	Min.	Max.	Unit	itemai ka
	tcyc	CLK		t <sub>CP</sub>	—	ns	*1
Cycle time	tcyc	CLK	Using the doubler	tсрв	_	ns	
$CLK \uparrow \to CLK \downarrow$	<b>t</b> CHCL	CLK		$1/2 \times t_{CYC} - 10$	1/2 × tcyc + 10	ns	*2
$CLK \downarrow \to CLK \uparrow$	tсьсн	CLK		$1/2 \times t_{CYC} - 10$	1/2 × tcyc + 10	ns	*3

tcp, tcpb (internal operating clock cycle time): Refer to "(1) Clock Timing Rating."

\*1: tcyc is a frequency for 1 clock cycle including a gear cycle. Use the doubler when CPU frequency is above 25 MHz.

\*2: Rating at a gear cycle of  $\times$  1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equations with 1/2, 1/4, 1/8, respectively.

Min. :  $(1 - n/2) \times t_{CYC} - 10$ 

Max. :  $(1 - n/2) \times t_{CYC} + 10$ 

Select a gear cycle of  $\times$  1 when using the doubler.


\*3: Rating at a gear cycle of  $\times$  1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equations with 1/2, 1/4, 1/8, respectively.

Min. :  $n/2 \times t_{CYC} - 10$ 


Max. : n/2 × tcyc + 10


Select a gear cycle of  $\times$  1 when using the doubler.



The relation between source oscillation input and CLK pin for configured by CHC/CCK1/CCK0 settings of GCR (gear control register) is as follows:

However, in this chart source oscillation input means X0 input clock.





### • Discreet type

Oscillation frequency [MHz]	Model	Load capacitance C1 = C2 [pF]	Power supply voltage Vcc5 [V]		
	CSA	30	- 2.9 to 5.5		
5.00 to 6.30	CST	(30)	2.910 5.5		
	CSA	30	- 2.7 to 5.5		
	CST	(30)	- 2.7 10 5.5		
	CSA	30	- 2.9 to 5.5		
6.31 to 10.0	CST	(30)	- 2.9 10 5.5		
0.31 10 10.0	CSA	30	- 2.7 to 5.5		
	CST	(30)	2.7 10 5.5		
	CSA	30	- 3.0 to 5.5		
10.1 to 13.0	CST	(30)	- 5.0 10 5.5		
	CSA	30	- 2.9 to 5.5		
	CST	(30)	- 2.9 10 0.0		
13.01 to 15.00	CSA	15	- 3.2 to 5.5		
	CST	(15)	- 5.2 10 5.5		


( ):  $C_1$  and  $C_2$  internally connected 3 contacts type.

## (3) Reset/Hardware Standby Input Ratings

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

Parameter	Symbol Pin name		Condition	Va	lue	Unit	Remarks
Farameter	Symbol		Condition	Min.	Max.	Unit	itemai ka
Reset input time	<b>t</b> rstl	RST		$t_{\text{CP}}  imes 5$	_	ns	
Hardware standby input time	<b>t</b> HSTL	HST		$t_{\text{CP}}  imes 5$		ns	

tcP (internal operating clock cycle time): Refer to "(1) Clock Timing Rating."



## (4) Power on Supply Specifications (Power-on Reset)


 $(Vcc5 = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = 0^{\circ}C to + 70^{\circ}C)$ 

(Vcc5 = Vcc3 = 2.7)	' V to 3.6 V, Vss = AV	/ss = 0.0 V, T <sub>A</sub> = 0°C to +70°C)
---------------------	------------------------	---

Parameter	Symbol	Din name	n name Condition	Val	ue	Unit	Remarks
Faidilielei				Min.	Max.	Unit	Nemarks
	tR	Vcc	Vcc = 5.0 V	50	_	μs	*
Power supply rising time	<b>t</b> R	Vcc		—	30	ms	*
	<b>t</b> R	Vcc	Vcc = 3.0/	50	_	μs	*
	<b>t</b> R	Vcc	3.3 V	—	18	ms	*
Power supply shut off time	<b>t</b> off	Vcc		1		ms	Repeated operations
Oscillation stabilizing time	tosc	_		$\begin{array}{c} 2\times tc\times 2^{21}\\ +\ 100\ \mu s\end{array}$		ns	

tc (clock cycle time): Refer to "(1) Clock Timing Rating."

\*: Vcc < 0.2 V before the power supply rising



## (5) Normal Bus Access Read/write Operation

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

Devementer	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
$\overline{\text{CS0}}$ to $\overline{\text{CS5}}$ delay time	<b>t</b> CHCSL	$\frac{\text{CLK}}{\text{CS0}} \text{ to } \overline{\text{CS5}}$		—	15	ns	
	tснсsн	CLK, CS0 to CS5		—	15	ns	
Address delay time	tснаv	CLK, A24 to A00		—	15	ns	
Data delay time	tсноv	CLK, D31 to D16		_	15	ns	
DD dalay time	tclrl	CLK, RD			6	ns	
RD delay time	<b>t</b> CLRH	CLK, RD			6	ns	
WR0, WR1 delay time	tclwL	<u>CLK,</u> WR0, WR1		_	6	ns	
WKO, WKT delay time	tсшин	<u>CLK,</u> WR0, WR1		—	6	ns	
Valid address $\rightarrow$ valid data input time	tavdv	A24 to A00, D31 to D16		—	3/2 × tcyc - 25	ns	*1 *2
$\overline{RD} \downarrow \rightarrow valid data input time$	<b>t</b> rldv	RD, D31 to D16		—	tcyc – 10	ns	*1
Data set up $\rightarrow \overline{RD} \uparrow$ time	<b>t</b> dsrh	RD, D31 to D16		10	_	ns	
$\overline{RD} \uparrow \rightarrow data  hold time$	<b>t</b> RHDX	RD, D31 to D16		0	_	ns	


tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."

\*1: When bus timing is delayed by automatic wait insertion or RDY input, add (tcvc × extended cycle number for delay) to this rating.

\*2: Rating at a gear cycle of  $\times$  1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equation with 1/2, 1/4, 1/8, respectively.


Equation:  $(2 - n/2) \times t_{CYC} - 25$ 



## (6) Ready Input Timing

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

Parameter	Symbol	Symbol Pin name	Condition	Va	lue	Unit	Remarks
	Symbol Fill hame			Min.	Max.	Onit	
RDY set up time $\rightarrow$ CLK $\downarrow$	trdys	RDY, CLK		15	—	ns	
$CLK \downarrow \to RDY \text{ hold time}$	<b>t</b> rdyh	RDY, CLK		0	—	ns	




## (7) Hold Timing

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

		(					,
Parameter	Symbol	Pin name	Condition -	Value		Unit	Remarks
	Symbol			Min.	Max.	Unit	Remarks
BGRNT delay time	tснвд	CLK, BGRNT		—	6	ns	
	tснвдн	CLK, BGRNT		—	6	ns	
Pin floating $\rightarrow \overline{\text{BGRNT}} \downarrow$ time	<b>t</b> xhal	BGRNT	-	tcvc – 10	tcyc + 10	ns	
$\overline{BGRNT} \uparrow \rightarrow pin  valid time$	<b>t</b> hahv	BGRNT		tcyc – 10	tcyc + 10	ns	

tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."

Note: There is a delay time of more than 1 cycle from BRQ input to BGRNT change.



## (8) Normal DRAM Mode Read/Write Cycle

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

		•					
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Falailletei	Symbol	Finname	Condition	Min.	Max.	Unit	itema ks
PAS dolov timo	<b>t</b> clrah	CLK, RAS			6	ns	
RAS delay time	<b>t</b> CHRAL	CLK, RAS	-	—	6	ns	
CAS delay time	<b>t</b> CLCASL	CLK, CAS	-	_	6	ns	
	<b>t</b> CLCASH	CLK, CAS		_	6	ns	
ROW address delay time	<b>t</b> CHRAV	CLK, A24 to A00			15	ns	
COLUMN address delay time	tснсаv	CLK, A24 to A00			15	ns	
DW dolou time	<b>t</b> CHDWL	CLK, DW			15	ns	
DW delay time	<b>t</b> CHDWH	CLK, DW			15	ns	
Output data delay time	tCHDV1	CLK, D31 to D16			15	ns	
$\begin{array}{l} RAS \downarrow \rightarrow valid \ data \ input \\ time \end{array}$	<b>t</b> rldv	RAS, D31 to D16			5/2 × tcvc - 16	ns	*1 *2
$\begin{array}{l} CAS \downarrow \rightarrow valid \ data \ input \\ time \end{array}$	<b>t</b> CLDV	CAS, D31 to D16			tcyc – 17	ns	*1
CAS $\uparrow \rightarrow$ data hold time	<b>t</b> CADH	CAS, D31 to D16		0	_	ns	

tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."

CAS: CS0L to CS1H pins are for CAS signal outputs.


 $\overline{\text{DW}}$ :  $\overline{\text{DW0}},$   $\overline{\text{DW1}}$  and CS0H to CS1H are used for  $\overline{\text{WE}}$  outputs.

\*1: When Q1 cycle or Q4 cycle is extended for 1 cycle, add torc time to this rating.

\*2: Rating at a gear cycle of  $\times$  1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equation with 1/2, 1/4, 1/8, respectively.

Equation:  $(3 - n/2) \times t_{CYC} - 16$ 



## (9) Normal DRAM Mode Fast Page Read/Write Cycle

 $(Vcc5 = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = 0^{\circ}C to +70^{\circ}C)$ 


(Vcc5 = Vcc3 = 2.7 V to 3.6 V, Vss = AVss = 0.0 V, T\_A = 0°C to +70°C)

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
	Symbol	T III Hame	Condition	Min.	Max.	Unit	Remarks
RAS delay time	<b>t</b> clrah	CLK, RAS		_	6	ns	
CAS delay time	<b>t</b> CLCASL	CLK, CAS	-	_	6	ns	
CAS delay lime	<b>t</b> CLCASH	CLK, CAS	-	_	6	ns	
COLUMN address delay time	tснсаv	CLK, A24 to A00		—	15	ns	
DW delay time	tсноwн	CLK, DW		_	15	ns	
Output data delay time	tchdv1	CLK, D31 to D16		_	15	ns	
$\begin{array}{l} \text{CAS} \downarrow \rightarrow \text{valid data input} \\ \text{time} \end{array}$	tcldv	CAS, D31 to D16		_	tcyc – 17	ns	*
CAS $\uparrow \rightarrow$ data hold time	<b>t</b> CADH	CAS, D31 to D16		0		ns	

tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."

CAS: CS0L to CS1H pins are for CAS signal outputs.  $\overline{\text{DW}}$ :  $\overline{\text{DW0}}$ ,  $\overline{\text{DW1}}$  and CS0H to CS1H are used for  $\overline{\text{WE}}$  outputs.

\* : When Q4 cycle is extended for 1 cycle, add toyc time to this rating.




# (10) Single DRAM Timing

Devementer	Symbol	Din nomo	Condition	Va	alue	L Init	Domorko
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
RAS delay time	tclrah2	CLK, RAS			6	ns	
KAS delay lime	tchral2	CLK, RAS			6	ns	
CAS delay time	tchcasl2	CLK, CAS			$n/2 \times t_{CYC}$	ns	
	tchcash2	CLK, CAS			6	ns	
ROW address delay time	tchrav2	CLK, A24 to A00			15	ns	
COLUMN address delay time	tchcav2	CLK, A24 to A00		_	15	ns	
DW dolov time	tCHDWL2	CLK, DW	-	_	15	ns	
DW delay time	tchdwh2	CLK, DW		_	15	ns	
Output data delay time	tchdv2	CLK, D31 to D16			15	ns	
$CAS \downarrow \rightarrow Valid data input time$	tCLDV2	CAS, D31 to D16			(1 − n/2) × tcvc − 17	ns	
CAS $\uparrow \rightarrow$ data hold time	tcadh2	CLK, D31 to D16		0	_	ns	

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."




# (11) Hyper DRAM Timing

				Va	lue		
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
DAS delay time	tclrah3	CLK, RAS			6	ns	
RAS delay time	tchral3	CLK, RAS			6	ns	
CAS delay time	tchcasl3	CLK, CAS			$n/2 \times t_{CYC}$	ns	
	tснсаянз	CLK, CAS		_	6	ns	
ROW address delay time	tchrav3	CLK, A24 to A00		—	15	ns	
COLUMN address delay time	tснсаvз	CLK, A24 to A00		_	15	ns	
	tchrl3	CLK, RD		_	15	ns	
RD delay time	<b>t</b> снкнз	CLK, RD	—		15	ns	
	tclrl3	CLK, RD		_	15	ns	
DW delay time	tchdwl3	CLK, DW		_	15	ns	
	tсноwнз	CLK, DW		_	15	ns	
Output data delay time	tсноvз	CLK, D31 to D16		—	15	ns	
$\begin{array}{l} CAS \downarrow \rightarrow valid \ data \ input \\ time \end{array}$	tcldv3	CAS, D31 to D16		_	tcyc - 17	ns	
CAS $\downarrow \rightarrow$ data hold time	<b>t</b> сарнз	CLK, D31 to D16		0	_	ns	

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{A} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{A} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."




## (12) CBR Refresh

 $(Vcc5 = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = 0^{\circ}C to +70^{\circ}C)$  $(Vcc5 = Vcc3 = 2.7 V to 3.6 V, Vss = AVss = 0.0 V, T_A = 0^{\circ}C to +70^{\circ}C)$ 

Parameter	Symbol Pin	Pin name	Condition	Va	lue	Unit	Remarks
			Condition	Min.	Max.	Unit	Kennarks
RAS delay time	<b>t</b> clrah	CLK, RAS			6	ns	
	<b>t</b> CHRAL	CLK, RAS		_	6	ns	
CAS delay time	<b>t</b> CLCASL	CLK, CAS			6	ns	
	<b>t</b> clcash	CLK, CAS			6	ns	

CAS: CS0L to CS1H pins are for CAS signal outputs.




## (13) Self Refresh

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Faiallielei	Symbol		Condition	Min.	Max.	Unit	Kemarko
RAS delay time	<b>t</b> clrah	CLK, RAS		_	6	ns	
RAS delay time	<b>t</b> CHRAL	CLK, RAS		_	6	ns	
CAS dolov time	<b>t</b> CLCASL	CLK, CAS		_	6	ns	
CAS delay time	<b>t</b> clcash	CLK, CAS		_	6	ns	

CAS: CS0L to CS1H pins are for CAS signal outputs.




## (14) UART Timing

		(*000 -	- VCCO - 2.1	v to o.o v, vs	3 = 7.033 = 0.0	v, 17	$= 0 \ C \ (0 + 70 \ C)$	
Deremeter	Symbol	Din nomo	Condition	Va	lue	Unit	Remarks	
Parameter	Symbol		Condition	Min.	Max.	Unit	Kemarks	
Serial clock cycle time	tscyc	—		$8 \times t_{CYCP}$		ns		
$SCLK \downarrow \to SCLK \uparrow$	<b>t</b> sclch		Internal shift clock	$4 \times t_{CYCP} - 10$	$4 \times t_{CYCP}$ +10	ns		
$SCLK \uparrow \to SCLK \downarrow$	<b>t</b> schcl			$4 \times t_{CYCP} - 10$	$4 \times t_{CYCP}$ +10	ns		
SCLK $\downarrow \rightarrow$ SOUT delay time	tslov	—		-80	80	ns		
Valid SIN $\rightarrow$ SCLK $\uparrow$	tıvsн	—	mode	100	_	ns		
SCLK $\uparrow \rightarrow$ valid SIN hold time	tsніх			60	—	ns		
Serial clock "H" pulse width	<b>t</b> shsl	—		$4  imes t_{CYCP}$	_	ns		
Serial clock "L" pulse width	<b>t</b> slsh	—		4  imes tCYCP	_	ns		
SCLK $\downarrow \rightarrow$ SOUT delay time	tslov	—	External shift clock		150	ns		
Valid SIN $\rightarrow$ SCLK $\uparrow$	tıvsн	—	mode	60	—	ns		
SCLK $\uparrow \rightarrow$ valid SIN hold time	tsнıx			60		ns		

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

tcycp: A cycle time of peripheral system clock

Notes: This rating is for AC characteristics in CLK synchronous mode.




## (15) Trigger System Input Timing

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

Parameter	Symbol Pin name		Condition	Value		Unit	Remarks
Farameter	Symbol	i in name	Condition	Min.	Max.	Onit	Remarks
A/D start trigger input time	tтrgн, ttrgl	ATG		5  imes tсуср	—	ns	
PWM external trigger input time	tтrgн, ttrgl	TRG0 to TRG3	—	$5  imes t_{CYCP}$	—	ns	

tcycp: A cycle time of peripheral system clock




## (16) DMA Controller Timing

 $(V_{cc}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$  $(V_{cc}5 = V_{cc}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	Fill hame	Condition	Min.	Max.	Unit	Rellia KS
DREQ input pulse width	<b>t</b> drwh	DREQ0 to DREQ2		$2 \times t_{CYC}$	—	ns	
DACK delay time (Normal bus)	tcldl	CLK, DACK0 to DACK2		_	6	ns	
(Normal DRAM)	tсldн	CLK, DACK0 to DACK2		_	6	ns	
EOP delay time (Normal bus)	<b>t</b> CLEL	CLK, EOP0 to EOP2		—	6	ns	
(Normal DRAM)	tcleн	CLK, EOP0 to EOP2		—	6	ns	
DACK delay time (Single DRAM)	<b>t</b> CHDL	CLK, DACK0 to DACK2		—	$n/2 \times t_{CYC}$	ns	
(Hyper DRAM)	tснон	CLK, DACK0 to DACK2		—	6	ns	
EOP delay time (Single DRAM)	<b>t</b> CHEL	CLK, EOP0 to EOP2		—	$n/2 \times t_{CYC}$	ns	
(Hyper DRAM)	tснен	CLK, EOP0 to EOP2		—	6	ns	

tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."



## 5. A/D Converter Block Electrical Characteristics

Denemation	Cumb al			Value		11
Parameter	Symbol	Pin name	Min.	Тур.	Max.	Unit
Resolution	—	—	—	10	10	bit
Total error	_	_	_	_	±4.0	LSB
Linearity error	_	_	_	_	±3.5	LSB
Differentiation linearity error	_	—	_	_	±2.0	LSB
Zero transition voltage	Vот	AN0 to AN3	-1.5	+0.5	+2.5	LSB
Full-scale transition voltage	VFST	AN0 to AN3	AVRH – 4.5	AVRH – 1.5	AVRH + 0.5	LSB
Conversion time	_	—	5.6 *1	_	—	μs
Analog port input current	IAIN	AN0 to AN3	_	0.1	10	μΑ
Analog input voltage	VAIN	AN0 to AN3	AVss	_	AVRH	V
Reference voltage	_	AVRH	AVss	_	AVcc	V
	la	AVcc	_	4	—	mA
Power supply current	Іан	AVcc	_	_	5 * <sup>2</sup>	μΑ
	Ir	AVRH	_	200		μΑ
Reference voltage supply current	IRH	AVRH	_		5 * <sup>2</sup>	μΑ
Conversion variance between channels	—	AN0 to AN3	—	_	4	LSB

(AVcc = 2.7 V to 3.6 V, AVss = 0.0 V, AVRH = 2.7 V, T<sub>A</sub> = 0°C to +70°C)

\*1: AVcc = 2.7 V - 3.6 V


\*2: Current value for A/D converters not in operation, CPU stop mode (Vcc = AVcc = AVRH = 3.6 V)

Notes: • As the absolute value of AVRH decreases, relative error increases.

• Output impedance of external circuit of analog input under following conditions;

Output impedance of external circuit < 10 k $\Omega$ .

If output impedance of external circuit is too high, analog voltage sampling time may be too short for accurate sampling (sampling time is 5.6 µs for a machine clock of 25 MHz).



## 6. A/D Converter Glossary


Resolution

The smallest change in analog voltage detected by A/D converter.

Linearity error

A deviation of actual conversion characteristic from a line connecting the zero-traction point (between "00 0000 0000"  $\leftrightarrow$  "00 0000 0001") to the full-scale transition point (between "11 1111 1110"  $\leftrightarrow$  "11 1111 1111").


• Differential linearity error A deviation of a step voltage for changing the LSB of output code from ideal input voltage.



### (Continued)


### Total error

A difference between actual value and theoretical value. The overall error includes zero-transition error, fullscale transition error and linearity error.




# ■ REFERENCE DATA

## 1. Operating frequency vs. Icc characteristics



## 2. Vcc vs. Icc characteristics



## ■ INSTRUCTIONS (165 INSTRUCTIONS)

## 1. How to Read Instruction Set Summary

Mnemonic	Туре	OP	CYC	NZVC	Operation	Remarks
ADD Rj, Ri * ADD #s5, Ri	A C	A6 A4	1 1	2222 2222	$\begin{array}{l} Ri+Rj\toRi\\ Ri+s5\toRi \end{array}$	
,	7	3	,	,	,	
,	,	,	,	,	,	
(1) $(2)$	↓ (3)	↓ (4)	↓ (5)	↓ (6)	↓ (7)	

(1) Names of instructions

Instructions marked with \* are not included in CPU specifications. These are extended instruction codes added/extended at assembly language levels.

- (2) Addressing modes specified as operands are listed in symbols. Refer to "2. Addressing mode symbols" for further information.
- (3) Instruction types
- (4) Hexa-decimal expressions of instructions
- (5) The number of machine cycles needed for execution
  - a: Memory access cycle and it has possibility of delay by Ready function.
  - b: Memory access cycle and it has possibility of delay by Ready function.
     If an object register in a LD operation is referenced by an immediately following instruction, the interlock function is activated and number of cycles needed for execution increases.
  - c: If an immediately following instruction operates to an object of R15, SSP or USP in read/write mode or if the instruction belongs to instruction format A group, the interlock function is activated and number of cycles needed for execution increases by 1 to make the total number of 2 cycles needed.
  - d: If an immediately following instruction refers to MDH/MDL, the interlock function is activated and number of cycles needed for execution increases by 1 to make the total number of 2 cycles needed.

For a, b, c and d, minimum execution cycle is 1.

- (6) Change in flag sign
  - Flag change
    - C : Change
    - : No change
    - 0 : Clear
    - 1 : Set
  - Flag meanings
    - N : Negative flag
    - Z : Zero flag
    - V: Over flag
    - C : Carry flag
- (7) Operation carried out by instruction

# 2. Addressing Mode Symbols

Ri	: Register direct (R0 to R15, AC, FP, SP)
Rj	: Register direct (R0 to R15, AC, FP, SP)
R13	: Register direct (R13, AC)
Ps	: Register direct (Program status register)
Rs	: Register direct (TBR, RP, SSP, USP, MDH, MDL)
CRi	: Register direct (CR0 to CR15)
CRj	: Register direct (CR0 to CR15)
#i8	: Unsigned 8-bit immediate (–128 to 255)
<i>"</i> 10	Note: -128 to -1 are interpreted as 128 to 255
#i20	: Unsigned 20-bit immediate (–0X80000 to 0XFFFFF)
#120	Note: –0X7FFFF to –1 are interpreted as 0X7FFFF to 0XFFFFF
#i32	: Unsigned 32-bit immediate (-0X80000000 to 0XFFFFFFF)
#10Z	Note: -0X80000000 to -1 are interpreted as 0X80000000 to 0XFFFFFFF
#s5	: Signed 5-bit immediate (–16 to 15)
#s10	: Signed 10-bit immediate (-512 to 508, multiple of 4 only)
#u4	: Unsigned 4-bit immediate (0 to 15)
#u5	: Unsigned 5-bit immediate (0 to 31)
#u8	: Unsigned 8-bit immediate (0 to 255)
#u10	: Unsigned 10-bit immediate (0 to 1020, multiple of 4 only)
@dir8	: Unsigned 8-bit direct address (0 to 0XFF)
@dir9	: Unsigned 9-bit direct address (0 to 0X1FE, multiple of 2 only)
@dir10	: Unsigned 10-bit direct address (0 to 0X3FC, multiple of 4 only)
label9	: Signed 9-bit branch address (-0X100 to 0XFC, multiple of 2 only)
label12	: Signed 12-bit branch address (-0X800 to 0X7FC, multiple of 2 only)
label20	: Signed 20-bit branch address (–0X80000 to 0X7FFFF)
label32	: Signed 32-bit branch address (–0X80000000 to 0X7FFFFFF)
@Ri	: Register indirect (R0 to R15, AC, FP, SP)
@Rj	: Register indirect (R0 to R15, AC, FP, SP)
@(R13, Rj)	: Register relative indirect (Rj: R0 to R15, AC, FP, SP)
,	: Register relative indirect (disp10: –0X200 to 0X1FC, multiple of 4 only)
· · · · /	: Register relative indirect (disp9: –0X100 to 0XFE, multiple of 2 only)
· · ·	: Register relative indirect (disp8: –0X80 to 0X7F)
· · · · · · · · · · · · · · · · · · ·	: Register relative (udisp6: 0 to 60, multiple of 4 only)
@Ri+	: Register indirect with post-increment (R0 to R15, AC, FP, SP)
@R13+	: Register indirect with post-increment (R13, AC)
@SP+	: Stack pop
@-SP	: Stack push
(reglist)	: Register list

# 3. Instruction Types

	MSB	16	bits	LS	SB
Туре А	OP		Rj	Ri	
	8		4	4	
Туре В	OP	i8/	′o8	Ri	]
	4	{	8	4	
Туре С	OP		u4/m4	Ri	
	8		4	4	
	ADD, ADDN, C	MP, LSL,	LSR and ASF	R instruction:	s only
Type *C'	OP		s5/u5	Ri	
	7		5	4	
Туре D	OP		u8/rel8/c	lir/reglist	
	8		6	3	
Туре Е	OP		SUB-OP	Ri	]
	8		4	4	
Туре F	OP		rel11		
	5		11		

## 4. Detailed Description of Instructions

## • Add/subtract operation instructions (10 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
ADD * ADD	Rj, Ri #s5, Ri	A C'	A6 A4	1 1		Ri + Rj → Ri Ri + s5 → Ri	MSB is interpreted as a sign in assembly language
ADD ADD2	#i4, Ri #i4, Ri	C C	A4 A5	1 1		$\begin{array}{l} Ri + extu \ (i4) \to Ri \\ Ri + extu \ (i4) \to Ri \end{array}$	Zero-extension Sign-extension
ADDC	Rj, Ri	A	A7	1	сссс	$Ri + Rj + c \rightarrow Ri$	Add operation with sign
ADDN * ADDN	Rj, Ri #s5, Ri	A C'	A2 A0	1 1		Ri + Rj → Ri Ri + s5 → Ri	MSB is interpreted as a sign in assembly language
ADDN ADDN2	#i4, Ri #i4, Ri	C C	A0 A1	1 1		$\begin{array}{l} Ri + extu \ (i4) \to Ri \\ Ri + extu \ (i4) \to Ri \end{array}$	Zero-extension Sign-extension
SUB	Rj, Ri	А	AC	1	СССС	$Ri - Rj \rightarrow Ri$	
SUBC	Rj, Ri	A	AD	1	сссс	$Ri - Rj - c \rightarrow Ri$	Subtract operation with carry
SUBN	Rj, Ri	А	AE	1		$Ri - Rj \rightarrow Ri$	

## • Compare operation instructions (3 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
CMP	Rj, Ri	Α	AA	1	CCCC	Ri – Rj	
* CMP	#s5, Ri	C'	A8	1	CCCC	Ri – s5	MSB is interpreted as a sign in assembly language
CMP	#i4, Ri	С	A8	1		Ri + extu (i4)	Zero-extension
CMP2	#i4, Ri	С	A9	1	CCCC	Ri + extu (i4)	Sign-extension

## • Logical operation instructions (12 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
AND AND ANDH ANDB	Rj, Ri Rj, @Ri Rj, @Ri Rj, @Ri	A A A A	82 84 85 86		C C – – C C – –	Ri & = Rj (Ri) & = Rj (Ri) & = Rj (Ri) & = Rj	Word Word Half word Byte
OR OR ORH ORB	Rj, Ri Rj, @Ri Rj, @Ri Rj, @Ri	A A A A	92 94 95 96	1 + 2a	C C C C C C C C C C	(Ri) = Rj (Ri) = Rj	Word Word Half word Byte
EOR EOR EORH EORB	Rj, Ri Rj, @Ri Rj, @Ri Rj, @Ri	A A A A	9A 9C 9D 9E	1 + 2a	C C C C	$ \begin{array}{l} {\sf Ri} & ^{\wedge} = {\sf Rj} \\ ({\sf Ri})^{\wedge} = {\sf Rj} \\ ({\sf Ri})^{\wedge} = {\sf Rj} \\ ({\sf Ri})^{\wedge} = {\sf Rj} \end{array} $	Word Word Half word Byte

	Mnemonic		Туре	OP	Cycle	NZVC	Operation	Remarks
BANDL	#u4, @Ri (u4: 0 to 0Fн)		С	80	1 + 2a		(Ri) & = (F0 <sub>H</sub> + u4)	Manipulate lower 4 bits
BANDH	#u4, @Ri (u4: 0 to 0Fн)		С	81	1 + 2a		(Ri) & = ((u4<<4) + 0F <sub>H</sub> )	Manipulate upper 4 bits
* BAND	#u8, @Ri	*1			-		(Ri) & = u8	
BORL	#u4, @Ri (u4: 0 to 0Fн)		С	90	1 + 2a		(Ri)   = u4	Manipulate lower 4 bits
BORH	#u4, @Ri (u4: 0 to 0Fн)		С	91	1 + 2a		(Ri)   = (u4<<4)	Manipulate upper 4 bits
* BOR	₩u8, @Ri	*2			-		(Ri)   = u8	
BEORL	#u4, @Ri (u4: 0 to 0Fн)		С	98	1 + 2a		(Ri) ^ = u4	Manipulate lower 4 bits
BEORH	#u4, @Ri (u4: 0 to 0Fн)		С	99	1 + 2a		(Ri) ^ = (u4<<4)	Manipulate upper 4 bits
* BEOR	#u8, @Ri	*3			-		(Ri) ^ = u8	
BTSTL	#u4, @Ri (u4: 0 to 0Fн)		С	88	2 + a	0 C – –	(Ri) & u4	Test lower 4 bits
BTSTH	¥u4, @Ri (u4: 0 to 0Fн)		С	89	2 + a	C C – –	(Ri) & (u4<<4)	Test upper 4 bits

• Bit manipulation arithmetic instructions (8 instructions)

\*1: Assembler generates BANDL if result of logical operation "u8&0x0F" leaves an active (set) bit and generates BANDH if "u8&0xF0" leaves an active bit. Depending on the value in the "u8" format, both BANDL and BANDH may be generated.

\*2: Assembler generates BORL if result of logical operation "u8&0x0F" leaves an active (set) bit and generates BORH if "u8&0xF0" leaves an active bit.

- \*3: Assembler generates BEORL if result of logical operation "u8&0x0F" leaves an active (set) bit and generates BEORH if "u8&0xF0" leaves an active bit.
  - Add/subtract operation instructions (10 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
MUL MULU MULH MULUH	Rj, Ri Rj, Ri Rj, Ri Rj, Ri	A A A A	AF AB BF BB	5 5 3 3	C C C - C C	$\begin{array}{l} Rj\timesRi\toMDH,MDL\\ Rj\timesRi\toMDH,MDL\\ Rj\timesRi\toMDL\\ Rj\timesRi\toMDL \end{array}$	$\begin{array}{l} 32\text{-bit}\times32\text{-bit}=64\text{-bit}\\ \text{Unsigned}\\ 16\text{-bit}\times16\text{-bit}=32\text{-bit}\\ \text{Unsigned} \end{array}$
DIVOS DIVOU DIV1 DIV2 DIV3 DIV4S * DIV * DIVU	Ri Ri Ri Ri <sup>*1</sup> Ri <sup>*2</sup>		97 – 4 97 – 5 97 – 6 97 – 7 9F – 6 9F – 7	1 d 1 1		$\begin{array}{l} \text{MDL/Ri} \rightarrow \text{MDL}, \\ \text{MDL\%Ri} \rightarrow \text{MDH} \\ \text{MDL/Ri} \rightarrow \text{MDL}, \\ \text{MDL\%Ri} \rightarrow \text{MDH} \end{array}$	Step calculation 32-bit/32-bit = 32-bit Unsigned

\*1: DIVOS, DIV1  $\times$  32, DIV2, DIV3 and DIV4S are generated. A total instruction code length of 72 bytes.

\*2: DIVOU and DIV1  $\times$  32 are generated. A total instruction code length of 66 bytes.

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
LSL * LSL LSL LSL2	Rj, Ri #u5, Ri #u4, Ri #u4, Ri	A C' C C	B6 B4 B4 B5	1 1 1	C C – C C C – C	$Ri << Rj \rightarrow Ri$ $Ri << u5 \rightarrow Ri$ $Ri << u4 \rightarrow Ri$ $Ri << (u4 + 16) \rightarrow Ri$	Logical shift
LSE2 LSR * LSR LSR LSR2	Rj, Ri #u5, Ri #u4, Ri #u4, Ri #u4, Ri	A C' C C	B2 B0 B0 B1	1 1 1 1	C C – C C C – C C C – C	$Ri >> Rj \rightarrow Ri$ $Ri >> u5 \rightarrow Ri$ $Ri >> u4 \rightarrow Ri$ $Ri >> (u4 + 16) \rightarrow Ri$	Logical shift
ASR * ASR ASR ASR2	Rj, Ri #u5, Ri #u4, Ri #u4, Ri	A C' C C	BA B8 B8 B9	1 1 1 1	C C – C C C – C	$\begin{array}{l} Ri >> Rj \to Ri \\ Ri >> u 5 \to Ri \\ Ri >> u 4 \to Ri \\ Ri >> (u 4 + 16) \to Ri \end{array}$	Logical shift

• Shift arithmetic instructions (9 instructions)

• Immediate value data transfer instruction (immediate value set/16-bit/32-bit immediate value transfer instruction) (3 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
LDI: 32 LDI: 20	#i32, Ri #i20, Ri	E C	9F – 8 9B	3 2		$i32 \rightarrow Ri$ $i20 \rightarrow Ri$	Upper 12 bits are zero- extended
LDI: 8 * LDI	#i8, Ri # {i8   i20   i32}, Ri *1	В	C0	1		i8 → Ri {i8   i20   i32} → Ri	Upper 24 bits are zero- extended

\*1: If an immediate value is given in absolute, assembler automatically makes i8, i20 or i32 selection. If an immediate value contains relative value or external reference, assembler selects i32.

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
LD	@Rj, Ri	А	04	b		$(Rj) \rightarrow Ri$	
LD	@(R13, Rj), Ri	Α	00	b		$(R_{13} + R_j) \rightarrow R_i$	
LD	@(R14, disp10), Ri	В	20	b		$(R14 + disp10) \rightarrow Ri$	
LD	@(R15, udisp6), Ri	С	03	b		$(R15 + udisp6) \rightarrow Ri$	
LD	@R15 +, Ri	E	07 – 0	b		$(R15) \rightarrow Ri, R15 + = 4$	
LD	@R15 +, Rs	E	07 – 8	b		$(R15) \rightarrow Rs, R15 + = 4$	Rs: Special-purpose
							register
LD	@R15 +, PS	E	07 – 9	1+a+b	СССС	$(R15) \rightarrow PS, R15 + = 4$	
LDUH	@Rj, Ri	Α	05	b		$(Rj) \rightarrow Ri$	Zero-extension
LDUH	@(R13, Rj), Ri	Α	01	b		$(R^{13} + Rj) \rightarrow Ri$	Zero-extension
LDUH	@(R14, disp9), Ri	В	40	b		$(R14 + disp9) \rightarrow Ri$	Zero-extension
LDUB	@Rj, Ri	А	06	b		$(Rj) \rightarrow Ri$	Zero-extension
LDUB	@(R13, Rj), Ri	Α	02	b		$(R^{1}3 + Rj) \rightarrow Ri$	Zero-extension
LDUB	@(R14, disp8), Ri	В	60	b		$(R14 + disp8) \rightarrow Ri$	Zero-extension

### • Memory load instructions (13 instructions)

Note: The relations between o8 field of TYPE-B and u4 field of TYPE-C in the instruction format and assembler description from disp8 to disp10 are as follows:

```
\begin{array}{l} disp8 \rightarrow o8 = disp8 \\ disp9 \rightarrow o8 = disp9 >> 1 \\ disp10 \rightarrow o8 = disp10 >> 2 \\ udisp6 \rightarrow u4 = udisp6 >> 2 \end{array}
```

Each disp is a code extension.

udisp4 is a 0 extension.

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
ST	Ri, @Rj	Α	14	а		$Ri \rightarrow (Rj)$	Word
ST	Ri, @(R13, Rj)	Α	10	а		$Ri \rightarrow (R13 + Rj)$	Word
ST	Ri, @(R14, disp10)	В	30	а		$Ri \rightarrow (R14 + disp10)$	Word
ST	Ri, @(R15, udisp6)	С	13	а		$Ri \rightarrow (R15 + usidp6)$	
ST	Ri, @–R15	E	17 – 0	а		$R15 - = 4$ , $Ri \rightarrow (R15)$	
ST	Rs, @–R15	E	17 – 8	а		$R15 - = 4$ , $Rs \rightarrow (R15)$	Rs: Special-purpose
							register
ST	PS, @–R15	E	17 – 9	а		$R15-=4,PS\rightarrow(R15)$	
STH	Ri, @Rj	А	15	а		$Ri \rightarrow (Rj)$	Half word
STH	Ri, @(R13, Rj)	Α	11	а		$Ri \rightarrow (R''_{13} + Rj)$	Half word
STH	Ri, @(R14, disp9)	В	50	а		$Ri \rightarrow (R14 + disp9)$	Half word
STB	Ri, @Rj	Α	16	а		$Ri \rightarrow (Rj)$	Byte
STB	Ri, @(R13, Rj)	Α	12	а		$Ri \rightarrow (R''_{13} + Rj)$	Byte
STB	Ri, @(R14, disp8)	В	70	а		$Ri \rightarrow (R14 + disp8)$	Byte

• Memory store instructions (13 instructions)

Note: The relations between o8 field of TYPE-B and u4 field of TYPE-C in the instruction format and assembler description from disp8 to disp10 are as follows:

 $\begin{array}{l} disp8 \rightarrow o8 = disp8 \\ disp9 \rightarrow o8 = disp9 >> 1 \\ disp10 \rightarrow o8 = disp10 >> 2 \\ udisp6 \rightarrow u4 = udisp6 >> 2 \end{array}$ 

Each disp is a code extension.

udisp4 is a 0 extension.

• Transfer instructions between registers/special-purpose registers transfer instructions (5 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
MOV	Rj, Ri	A	8B	1		$Rj \rightarrow Ri$	Transfer between general-purpose registers
MOV	Rs, Ri	A	B7	1		$Rs \to Ri$	Rs: Special-purpose register
MOV	Ri, Rs	A	B3	1		$Ri \to Rs$	Rs: Special-purpose register
MOV MOV	PS, Ri Ri, PS	E E	17 – 1 07 – 1	1 c	 cccc	$\begin{array}{l} PS \to Ri \\ Ri \to PS \end{array}$	

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
JMP	@Ri	Е	97 – 0	2		$Ri\toPC$	
CALL	label12	F	D0	2		PC + 2 $\rightarrow$ RP, PC + 2 + rel11 $\times$ 2 $\rightarrow$ PC	
CALL	@Ri	E	97 – 1	2		$PC + 2 \to RP,  Ri \to PC$	
RET		Е	97 – 2	2		$RP \to PC$	Return
INT	#u8	D	1F	3+3a		$\begin{array}{l} \text{SSP} = \text{4, PS} \rightarrow (\text{SSP}),\\ \text{SSP} = \text{4,}\\ \text{PC} + 2 \rightarrow (\text{SSP}),\\ 0 \rightarrow \text{I flag,}\\ 0 \rightarrow \text{S flag,}\\ (\text{TBR} + 3\text{FC} - \text{u8} \times 4) \rightarrow \\ \text{PC} \end{array}$	
INTE		E	9F – 3	3 + 3a		$\begin{array}{l} \text{SSP} = \text{4, PS} \rightarrow (\text{SSP}),\\ \text{SSP} = \text{4,}\\ \text{PC} + 2 \rightarrow (\text{SSP}),\\ 0 \rightarrow \text{S flag,}\\ (\text{TBR} + 3\text{D8} - \text{u8} \times 4) \rightarrow \\ \text{PC} \end{array}$	For emulator
RETI		Е	97 – 3	2 + 2a	сссс	$(R15) \rightarrow PC, R15 - = 4, (R15) \rightarrow PS, R15 - = 4$	
BNO BRA BEQ BNE BC BNC BN BV BV BV BLT BGE BLE BLE BLS BHI	label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9 label9		E1 E0 E2 E3 E4 E5 E6 E7 E8 E9 EA E9 EA EB EC ED EF	1 2/1 2/1 2/1 2/1 2/1 2/1 2/1 2/1 2/1 2/		Non-branch PC + 2 + rel8 $\times 2 \rightarrow$ PC PCif Z = = 1 PCif Z = 0 PCif C = = 1 PCif C = 0 PCif N = = 1 PCif N = 0 PCif V = 1 PCif V = 0 PCif V xor N = 1 PCif V xor N = 0 PCif (V xor N) or Z = 1 PCif (V xor N) or Z = 0 PCif C or Z = 1 PCif C or Z = 0	

• Non-delay normal branch instructions (23 instructions)

Notes: • "2/1" in cycle sections indicates that 2 cycles are needed for branch and 1 cycle needed for non-branch.
The relations between rel8 field of TYPE-D and rel11 field of TYPE-F in the instruction format and assembler discription label9 and label12 are as follows.

 $iabel9 \rightarrow rel8 = (label9 - PC - 2)/2$ 

label12  $\rightarrow$  rel11 = (label12 - PC - 2)/2

• RETI must be operated while S flag = 0.

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
JMP:D	@Ri	Е	9F – 0	1		$Ri\toPC$	
CALL:D	label12	F	D8	1		PC + 4 $\rightarrow$ RP, PC + 2 + rel11 $\times$ 2 $\rightarrow$ PC	
CALL:D	@Ri	Е	9F – 1	1		$PC + 4 \to RP, Ri \to PC$	
RET:D		Е	9F – 2	1		$RP \to PC$	Return
BNO:D	label9	D	F1	1		Non-branch	
BRA:D	label9	D	F0	1		$PC + 2 + rel8 \times 2 \rightarrow PC$	
BEQ:D	label9	D	F2	1		PCif Z = = 1	
BNE:D	label9	D	F3	1		PCif Z = = 0	
BC:D	label9	D	F4	1		PCif C = = 1	
BNC:D	label9	D	F5	1		PCif C = = 0	
BN:D	label9	D	F6	1		PCif N = = 1	
BP:D	label9	D	F7	1		PCif N = = 0	
BV:D	label9	D	F8	1		PCif V = = 1	
BNV:D	label9	D	F9	1		PCif V = = 0	
BLT:D	label9	D	FA	1		PCif V xor N = $= 1$	
BGE:D	label9	D	FB	1		PCif V xor N = $= 0$	
BLE:D	label9	D	FC	1		PCif (V xor N) or $Z = = 1$	
BGT:D	label9	D	FD	1		PCif $(V \text{ xor } N)$ or $Z = = 0$	
BLS:D	label9	D	FE	1		PCif C or $Z = 1$	
BHI:D	label9	D	FF	1		PCif C or $Z = = 0$	

• Branch instructions with delays (20 instructions)

Notes: • The relations between rel8 field of TYPE-D and rel11 field of TYPE-F in the instruction format and assembler discription label9 and label12 are as follows.

 $label9 \rightarrow rel8 = (label9 - PC - 2)/2$ 

label12  $\rightarrow$  rel11 = (label12 - PC - 2)/2

• Delayed branch operation always executes next instruction (delay slot) before making a branch.

• Instructions allowed to be stored in the delay slot must meet one of the following conditions. If the other instruction is stored, this device may operate other operation than defined.

The instruction described "1" in the other cycle column than branch instruction. The instruction described "a", "b", "c" or "d" in the cycle column.

	Mnemonic		Туре	OP	Cycle	NZVC	Operation	Remarks
DMOV DMOV DMOV DMOV DMOV DMOV	R13,	@-R15	D D D D D D	08 18 0C 1C 0B 1B	b 2a 2a 2a 2a		$\begin{array}{l} (\text{dir10}) \rightarrow \text{R13} \\ \text{R13} \rightarrow (\text{dir10}) \\ (\text{dir10}) \rightarrow (\text{R13}), \text{R13} + = 4 \\ (\text{R13}) \rightarrow (\text{dir10}), \text{R13} + = 4 \\ \text{R15} - = 4, (\text{dir10}) \rightarrow (\text{R15}) \\ (\text{R15}) \rightarrow (\text{dir10}), \text{R15} + = 4 \end{array}$	Word Word
DMOVH DMOVH DMOVH DMOVH	R13,	R13 @dir9 @R13+ @dir9	D D D D	09 19 0D 1D	b a 2a 2a		$\begin{array}{l} (\text{dir9}) \rightarrow \text{R13} \\ \text{R13} \rightarrow (\text{dir9}) \\ (\text{dir9}) \rightarrow (\text{R13}), \text{R13} + = 2 \\ (\text{R13}) \rightarrow (\text{dir9}), \text{R13} + = 2 \end{array}$	
DMOVB DMOVB DMOVB DMOVB	R13,	R13 @dir8 @R13+ @dir8	D D D D	0A 1A 0E 1E	b a 2a 2a		$(dir8) \rightarrow R13$ $R13 \rightarrow (dir8)$ $(dir8) \rightarrow (R13), R13 + +$ $(R13) \rightarrow (dir8), R13 + +$	Byte Byte Byte Byte

## • Direct addressing instructions

Note: The relations between the dir field of TYPE-D in the instruction format and the assembler description from disp8 to disp10 are as follows:

 $\begin{array}{l} disp8 \rightarrow dir + disp8 \\ disp9 \rightarrow dir = disp9 {>}1 \\ disp10 \rightarrow dir = disp10 {>}2 \end{array}$ 

Each disp is a code extension

## • Resource instructions (2 instructions)

	Mnemonic			OP	Cycle	NZVC	Operation	Remarks
LDRES	@Ri+,	#u4	С	BC	а		$(Ri) \rightarrow u4$ resource Ri + = 4	u4: Channel number
STRES	#u4,	@Ri+	С	BD	а		u4 resource $\rightarrow$ (Ri) Ri + = 4	u4: Channel number

## • Co-processor instructions (4 instructions)

	Mnemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
COPOP	#u4, #CC, CRj, CRi	Е	9F – C	2+a		Calculation	
COPLD	#u4, #CC, Rj, CRi	E	9F – D	1 + 2a		$Rj \rightarrow CRi$	
COPST	#u4, #CC, CRj, Ri	E	9F – E	1 + 2a		$CRj \rightarrow Ri$	
COPSV	#u4, #CC, CRj, Ri	Е	9F – F	1 + 2a		CRj́ → Ri	No error traps

I	Vinemonic	Туре	OP	Cycle	NZVC	Operation	Remarks
NOP		E	9F – A	1		No changes	
ANDCCR ORCCR	#u8 #u8	D D	83 93	с с		CCR and u8 $\rightarrow$ CCR CCR or u8 $\rightarrow$ CCR	
STILM	#u8	D	87	1		$i8 \rightarrow ILM$	Set ILM immediate value
ADDSP	#s10 *1	D	A3	1		R15 + = s10	ADD SP instruction
EXTSB EXTUB EXTSH EXTUH	Ri Ri Ri Ri	E E E	97 - 8 97 - 9 97 - A 97 - B	1 1 1	  	Sign extension $8 \rightarrow 32$ bits Zero extension $8 \rightarrow 32$ bits Sign extension $16 \rightarrow 32$ bits Zero extension $16 \rightarrow 32$ bits	
LDM0	(reglist)	D	8C	*4		$(R15) \rightarrow reglist,$	Load-multi R0 to R7
LDM1	(reglist)	D	8D	*4		R15 increment (R15) $\rightarrow$ reglist, R15 increment	Load-multi R8 to R15
* LDM	(reglist) *3			-		$(R15 + +) \rightarrow reglist,$	Load-multi R0 to R15
STM0	(reglist)	D	8E	*6		R15 decrement, reglist $\rightarrow$ (R15)	Store-multi R0 to R7
STM1	(reglist)	D	8F	*6		R15 decrement, reglist $\rightarrow$ (R15)	Store-multi R8 to R15
* STM2	(reglist) *5			_		reglist $\rightarrow$ (R15 + +)	Store-multi R0 to R15
ENTER	#u10 *2	D	0F	1+a		$\begin{array}{l} R14 \rightarrow (R15-4), \\ R15-4 \rightarrow R14, \\ R15-u10 \rightarrow R15 \end{array}$	Entrance processing of function
LEAVE		E	9F – 9	b		$ \begin{array}{l} R14+4\toR15,\\ (R15-4)\toR14 \end{array} $	Exit processing of function
ХСНВ	@Rj, Ri	A	8A	2a		$\begin{array}{l} Ri \rightarrow TEMP, \\ (Rj) \rightarrow Ri, \\ TEMP \rightarrow (Rj) \end{array}$	For SEMAFO management Byte data

### • Other instructions (16 instructions)

\*1: In the ADDSP instruction, the reference between u8 of TYPE-D in the instruction format and assembler description s10 is as follows.

 $s10 \rightarrow s8 = s10 {>>}2$ 

\*2: In the ENTER instruction, the reference between i8 of TYPE-C in the instruction format and assembler description u10 is as follows.

 $u10 \rightarrow u8 = u10 >> 2$ 

- \*3: If either of R0 to R7 is specified in reglist, assembler generates LDM0. If either of R8 to R15 is specified, assembler generates LDM1. Both LDM0 and LDM1 may be generated.
- \*4: The number of cycles needed for execution of LDM0 (reglist) and LDM1 (reglist) is given by the following calculation;  $a \times (n 1) + b + 1$  when "n" is number of registers specified.
- \*5: If either of R0 to R7 is specified in reglist, assembler generates STM0. If either of R8 to R15 is specified, assembler generates STM1. Both STM0 and STM1 may be generated.
- \*6: The number of cycles needed for execution of STM0 (reglist) and STM1 (reglist) is given by the following calculation;  $a \times n + 1$  when "n" is number of registers specified.

М	nemonic	Operation	Remarks	
* CALL20	label20, Ri	Next instruction address $\rightarrow$ RP, label20 $\rightarrow$ PC	Ri: Temporary register	*1
* BRA20	label20, Ri	label20 $\rightarrow$ PC	Ri: Temporary register	*2
* BEQ20	label20, Ri	if (Z = = 1) then label20 $\rightarrow$ PC	Ri: Temporary register	*3
* BNE20	label20, Ri	ifs/Z = = 0	Ri: Temporary register	*3
* BC20	label20, Ri	ifs/C = = 1	Ri: Temporary register	*3
* BNC20	label20, Ri	ifs/C = = 0	Ri: Temporary register	*3
* BN20	label20, Ri	ifs/N = = 1	Ri: Temporary register	*3
* BP20	label20, Ri	ifs/N = = 0	Ri: Temporary register	*3
* BV20	label20, Ri	ifs/V = = 1	Ri: Temporary register	*3
* BNV20	label20, Ri	ifs/V = = 0	Ri: Temporary register	*3
* BLT20	label20, Ri	ifs/V xor N = = 1	Ri: Temporary register	*3
* BGE20	label20, Ri	ifs/V xor N = = 0	Ri: Temporary register	*3
* BLE20	label20, Ri	ifs/(V xor N) or $Z = = 1$	Ri: Temporary register	*3
* BGT20	label20, Ri	ifs/(V  xor N) or $Z = = 0$	Ri: Temporary register	*3
* BLS20	label20, Ri	ifs/C or $Z = 1$	Ri: Temporary register	*3
* BHI20	label20, Ri	ifs/C or $Z = = 0$	Ri: Temporary register	*3

• 20-bit normal branch macro instructions

\*1: CALL20

- If label20 PC 2 is between –0x800 and +0x7fe, instruction is generated as follows; CALL label12
- If label20 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;
  - LDI:20 #label20, Ri
  - CALL @Ri

### \*2: BRA20

- (1) If label20 PC 2 is between –0x100 and +0xfe, instruction is generated as follows; BRA label9
- (2) If label20 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;
  - LDI:20 #label20, Ri

JMP @Ri

### \*3: Bcc20 (BEQ20 to BHI20)

- (1) If label20 PC 2 is between –0x100 and +0xfe, instruction is generated as follows; Bcc label9
- If label20 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;
  - Bxcc false xcc is a revolt condition of cc
  - LDI:20 #label20, Ri
  - JMP @Ri

Mnemonic	Operation	Remarks	
* CALL20:D label20, Ri	Next instruction address + 2 $\rightarrow$ RP, label20 $\rightarrow$ PC	Ri: Temporary register	*1
* BRA20:D label20, Ri	label20 $\rightarrow$ PC	Ri: Temporary register	*2
* BEQ20:D label20, Ri	if (Z = = 1) then label20 $\rightarrow$ PC	Ri: Temporary register	*3
* BNE20:D label20, Ri	ifs/Z = = 0	Ri: Temporary register	*3
* BC20:D label20, Ri	ifs/C = = 1	Ri: Temporary register	*3
* BNC20:D label20, Ri	ifs/C = = 0	Ri: Temporary register	*3
* BN20:D label20, Ri	ifs/N = = 1	Ri: Temporary register	*3
* BP20:D label20, Ri	ifs/N = = 0	Ri: Temporary register	*3
* BV20:D label20, Ri	ifs/V = = 1	Ri: Temporary register	*3
* BNV20:D label20, Ri	ifs/V = = 0	Ri: Temporary register	*3
* BLT20:D label20, Ri	ifs/V xor N = $= 1$	Ri: Temporary register	*3
* BGE20:D label20, Ri	ifs/V xor N = = 0	Ri: Temporary register	*3
* BLE20:D label20, Ri	ifs/(V xor N) or $Z = = 1$	Ri: Temporary register	*3
* BGT20:D label20, Ri	ifs/(V xor N) or $Z = = 0$	Ri: Temporary register	*3
* BLS20:D label20, Ri	ifs/C or $Z = = 1$	Ri: Temporary register	*3
* BHI20:D label20, Ri	ifs/C or $Z = = 0$	Ri: Temporary register	*3

• 20-bit delayed branch macro instructions

\*1: CALL20:D

- If label20 PC 2 is between –0x800 and +0x7fe, instruction is generated as follows; CALL:D label12
- If label20 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;
  - LDI:20 #label20, Ri
  - CALL:D @Ri

### \*2: BRA20:D

- (1) If label20 PC 2 is between -0x100 and +0xfe, instruction is generated as follows;
  - BRA:D label9
- If label20 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;
  - LDI:20 #label20, Ri
  - JMP:D @Ri
- \*3: Bcc20:D (BEQ20:D to BHI20:D)
  - (1) If label20 PC 2 is between –0x100 and +0xfe, instruction is generated as follows; Bcc:D label9
  - If label20 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;
    - Bxcc false xcc is a revolt condition of cc
    - LDI:20 #label20, Ri
    - JMP:D @Ri

М	nemonic	Operation	Remarks	
* CALL32	label32, Ri	Next instruction address $\rightarrow$ RP, label32 $\rightarrow$ PC	Ri: Temporary register	*1
* BRA32	label32, Ri	label32 $\rightarrow$ PC	Ri: Temporary register	*2
* BEQ32	label32, Ri	if (Z = = 1) then label32 $\rightarrow$ PC	Ri: Temporary register	*3
* BNE32	label32, Ri	ifs/Z = = 0	Ri: Temporary register	*3
* BC32	label32, Ri	ifs/C = = 1	Ri: Temporary register	*3
* BNC32	label32, Ri	ifs/C = = 0	Ri: Temporary register	*3
* BN32	label32, Ri	ifs/N = = 1	Ri: Temporary register	*3
* BP32	label32, Ri	ifs/N = = 0	Ri: Temporary register	*3
* BV32	label32, Ri	ifs/V = = 1	Ri: Temporary register	*3
* BNV32	label32, Ri	ifs/V = = 0	Ri: Temporary register	*3
* BLT32	label32, Ri	ifs/V xor N = = 1	Ri: Temporary register	*3
* BGE32	label32, Ri	ifs/V xor N = = 0	Ri: Temporary register	*3
* BLE32	label32, Ri	ifs/(V xor N) or $Z = = 1$	Ri: Temporary register	*3
* BGT32	label32, Ri	ifs/(V  xor  N) or $Z = = 0$	Ri: Temporary register	*3
* BLS32	label32, Ri	ifs/C or $Z = 1$	Ri: Temporary register	*3
* BHI32	label32, Ri	ifs/C or $Z = = 0$	Ri: Temporary register	*3

• 32-bit normal macro branch instructions

\*1: CALL32

- If label32 PC 2 is between –0x800 and +0x7fe, instruction is generated as follows; CALL label12
- If label32 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;
  - LDI:32 #label32, Ri
  - CALL @Ri

### \*2: BRA32

- (1) If label32 PC 2 is between –0x100 and +0xfe, instruction is generated as follows; BRA label9
- (2) If label32 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;
  - LDI:32 #label32, Ri

JMP @Ri

### \*3: Bcc32 (BEQ32 to BHI32)

- (1) If label32 PC 2 is between –0x100 and +0xfe, instruction is generated as follows; Bcc label9
- If label32 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;
  - Bxcc false xcc is a revolt condition of cc
  - LDI:32 #label32, Ri
  - JMP @Ri

Mnemonic	Operation	Remarks	
* CALL32:D label32, Ri	Next instruction address + 2 $\rightarrow$ RP, label32 $\rightarrow$ PC	Ri: Temporary register	*1
* BRA32:D label32, Ri	$label32 \rightarrow PC$	Ri: Temporary register	*2
* BEQ32:D label32, Ri	if (Z = = 1) then label32 $\rightarrow$ PC	Ri: Temporary register	*3
* BNE32:D label32, Ri	ifs/Z = = 0	Ri: Temporary register	*3
* BC32:D label32, Ri	ifs/C = = 1	Ri: Temporary register	*3
* BNC32:D label32, Ri	ifs/C = = 0	Ri: Temporary register	*3
* BN32:D label32, Ri	ifs/N = = 1	Ri: Temporary register	*3
* BP32:D label32, Ri	ifs/N = = 0	Ri: Temporary register	*3
* BV32:D label32, Ri	ifs/V = = 1	Ri: Temporary register	*3
* BNV32:D label32, Ri	ifs/V = = 0	Ri: Temporary register	*3
* BLT32:D label32, Ri	ifs/V xor $N = = 1$	Ri: Temporary register	*3
* BGE32:D label32, Ri	ifs/V xor $N = = 0$	Ri: Temporary register	*3
* BLE32:D label32, Ri	ifs/(V xor N) or $Z = = 1$	Ri: Temporary register	*3
* BGT32:D label32, Ri	ifs/(V  xor  N) or $Z = = 0$	Ri: Temporary register	*3
* BLS32:D label32, Ri	ifs/C or $Z = 1$	Ri: Temporary register	*3
* BHI32:D label32, Ri	ifs/C or $Z = = 0$	Ri: Temporary register	*3

• 32-bit delayed macro branch instructions

\*1: CALL32:D

- If label32 PC 2 is between –0x800 and +0x7fe, instruction is generated as follows; CALL:D label12
- If label32 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;
  - LDI:32 #label32, Ri
  - CALL:D @Ri

### \*2: BRA32:D

- (1) If label32 PC 2 is between –0x100 and +0xfe, instruction is generated as follows;
  - BRA:D label9
- If label32 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;
  - LDI:32 #label32, Ri


JMP:D @Ri

- \*3: Bcc32:D (BEQ32:D to BHI32:D)
  - (1) If label32 PC 2 is between –0x100 and +0xfe, instruction is generated as follows; Bcc:D label9
  - If label32 PC 2 is outside of the range given in (1) or includes external reference symbol, instruction is generated as follows;
    - Bxcc false xcc is a revolt condition of cc
    - LDI:32 #label32, Ri
    - JMP:D @Ri

# ■ ORDERING INFORMATION


Part number	Package	Remarks
MB91101APFV	100-pin Plastic LQFP (FPT-100P-M05)	
MB91101APF	100-pin Plastic QFP (FPT-100P-M06)	

## ■ PACKAGE DIMENSIONS



(Continued)

(Continued)



Note: The design may be modified changed without notice, contact to Fujitsu sales division when using the device.

# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9907 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.