# Four Channel Codec Filter SICOFI®-4


**PEB 2465** 

# Preliminary Data CMOS

### 1.1 Features


- Single chip CODEC and FILTER to handle four COor PABX-channels
- Specification according to relevant CCITT, EIA and LSSGR recommendations
- · Digital signal processing technique
- Programmable interface optimized to current feed SLICs and transformer solutions
- Four pin serial IOM-2 interface
- Single power supply 5 V
- Advanced low power 1 μm analog CMOS technology
- · Standard 64 pin P-MQFP-64 package
- · High performance analog to digital conversion
- High performance digital to analog conversion
- Programmable digital filters to adapt the transmission behaviour especially for
  - AC impedance matching
  - transhybrid balancing
  - frequency response
  - gain
- · Advanced test capabilities
  - all digital pins can be tested within a boundary scan scheme (IEEE 1149.1)
  - five digital loops
  - four analog loops
  - two programmable tone generators per channel

Туре	Ordering Code	Package
PEB 2465-H	Q7101-H6615	P-MQFP-64



# 1.2 Pin Configuration

(top view)



Semiconductor Group

8

8235605 0078530 320 🚥

# 1.3 Pin Definition and Functions

Pin No. Symbol Input (I) Function

PIN NO.	Symbol	Output (0)	Function
Commo	n Pins for a	all Channels	
23	$V_{DDD}$	TI	+ 5 V supply for the digital circuitry
58	GNDD	I	Ground digital, not internally connected to GNDA1, 2, 3, 4 All digital signals are referred to this pin
40	$V_{DDA12}$	1	+ 5 V analog supply voltage for channel 1 and 2
9	$V_{DDA34}$	I	+ 5 V analog supply voltage for channel 3 and 4
27	FSC	1	IOM-2: Frame synchronization clock, 8 kHz
26	DCL	ı	IOM-2: Data clock, 2048 kHz or 4096 kHz depending on MODE
25	DU	0	IOM-2: Data upstream, open drain output
24	DD	1	IOM-2: Data downstream, open drain input
22	RESET	1	Reset input - forces the device to the default mode
57	MODE	1	IOM-2: Mode Selection
60	TSS0	1	IOM-2: Time slot selection pin 0
59	TSS1	t	IOM-2: Time slot selection pin 1
56	TCK	1	Boundary scan: Test Clock
55	TMS	1	Boundary scan: Test Mode Select
54	TDI	1	Boundary scan: Test Data Input
53	TDO	0	Boundary scan: Test Data Output
28	LGKM0	0	Loop/Ground Key Multiplexing output 0 for channel 1, 2
21	LGKM1	0	Loop/Ground Key Multiplexing output 1 for channel 3, 4
41	V <sub>H12</sub>	I/O	Reference voltage for channel 1 and 2
8	V <sub>H34</sub>	I/O	Reference voltage for channel 3 and 4

Semiconductor Group

**3** 8235605 0078531 267 **3** 



Pin	Defini	tion	and	Fun-	ctions
-----	--------	------	-----	------	--------

Pin No.	Symbol	Input (I) Output (O)	Function
Specific	Pins for C	hannel 1	
38	GNDA1	I	Ground Analog for channel 1, not internally connected to GNDD or GNDA 2, 3, 4
39	$V_{IN1}$	I	Analog voice (voltage) input for channel 1
37	$V_{OUT1}$	0	Analog voice (voltage) output for channel 1
31	SI1_0	1	Signaling indication input pin 0 for channel 1
30	SI1_1	1	Signaling indication input pin 1 for channel 1
29	SI1_2	1	Signaling indication input pin 2 for channel 1
36	SO1_0	0	Signaling command output pin 0 for channel 1
35	SO1_1	0	Signaling command output pin 1 for channel 1

channel 1

channel 1

# Specific Pins for Channel 2

SO1\_2

SB1\_0

SB1 1

O

I/O

I/O

34

33

32

43	GNDA2	1	Ground Analog for channel 2, not internally connected to GNDD or GNDA 1, 3, 4
42	$V_{IN2}$	I	Analog voice (voltage) input for channel 2
44	$V_{OUT2}$	0	Analog voice (voltage) output for channel 2
50	SI2_0	I	Signaling indication input pin 0 for channel 2
51	SI2_1	1	Signaling indication input pin 1 for channel 2
52	SI2_2	1	Signaling indication input pin 2 for channel 2
45	SO2_0	0	Signaling command output pin 0 for channel 2
46	SO2_1	0	Signaling command output pin 1 for channel 2
47	SO2_2	0	Signaling command output pin 2 for channel 2
48	SB2_0	I/O	Bi-directional signal. command indication pin 0 for channel 2
49	SB2_1	1/0	Bi-directional signal. command indication pin 1 for channel 2

Semiconductor Group

10

■ 8235605 0078532 lT3 ■

Signaling command output pin 2 for channel 1
Bi-directional signal. command indication pin 0 for

Bi-directional signal. command indication pin 1 for

Output (O)	Pin No.	Symbol	Input (I) Output (O)	Function	
------------	---------	--------	-------------------------	----------	--

# **Specific Pins for Channel 3**

6	GNDA3	1	Ground Analog for channel 3, not internally connected to GNDD or GNDA1, 2, 4
7	V <sub>IN3</sub>	1	Analog voice (voltage) input for channel 3
5	$V_{OUT3}$	0	Analog voice (voltage) output for channel 3
63	SI3_0	1	Signaling indication input pin 0 for channel 3
62	SI3_1	1	Signaling indication input pin 1 for channel 3
61	SI3_2	T	Signaling indication input pin 2 for channel 3
4	SO3_0	0	Signaling command output pin 0 for channel 3
3	SO3_1	0	Signaling command output pin 1 for channel 3
2	SO3_2	0	Signaling command output pin 2 for channel 3
1	SB3_0	1/0	Bi-directional signal. command indication pin 0 for channel 3
64	SB3_1	I/O	Bi-directional signal. command indication pin 1 for channel 3

# Specific Pins for Channel 4

11	GNDA4	1	Ground Analog for channel 4, not internally connected to GNDD or GNDA1, 2, 3
10	$V_{IN4}$	I	Analog voice (voltage) input for channel 4
12	$V_{OUT4}$	0	Analog voice (voltage) output for channel 4
18	SI4_0	ı	Signaling indication input pin 0 for channel 4
19	SI4_1	I	Signaling indication input pin 1 for channel 4
20	SI4_2	1	Signaling indication input pin 2 for channel 4
13	SO4_0	0	Signaling command output pin 0 for channel 4
14	SO4_1	0	Signaling command output pin 1 for channel 4
15	SO4_2	0	Signaling command output pin 2 for channel 4
16	SB4_0	1/0	Bi-directional signal. command indication pin 0 for channel 4
17	SB4_1	I/O	Bi-directional signal. command indication pin 1 for channel 4

Semiconductor Group

11

■ 8235605 0078533 03T ■



# 2 SICOFI®-4 Principles


The change from 2  $\mu m$  to 1  $\mu m$  CMOS process requires new concepts in the realization of the analog functions. High performance (in the terms of gain, speed, stability ...) 1  $\mu m$  CMOS devices can not withstand more than 5.5 V of supply-voltage. On that account the negative supply voltage  $V_{SS}$  of the previous SICOFIs will be omitted. This is a benefit for the user but it makes a very high demand on the analog circuitry.

ADC and DAC are changed to Sigma-Delta-concepts to fulfill the stringent requirements on the dynamic parameters.

Using 1  $\mu m$  CMOS does not only lend to problems – it is the only acceptable solution in terms of area and power consumption for the integration of more then two SICOFI channels on a single chip.

It is rather pointless to implement 4 codec-filter-channels on one chip with pure analog circuitry. The use of a DSP-concept (the SICOFI and the SICOFI-2-approach) for this function seems to be a must for an adequate four channel architecture.

# 2.1 SICOFI®-4 Signal Flow Graph (for either channel)



Semiconductor Group

12

**■** 8235605 0078534 T76 **■** 

#### 2.1.1 Transmit Path

The analog input signal has to be DC-free connected by an external capacitor because there is an internal virtual reference ground potential. After passing a simple antialiasing prefilter (PREFI) the voice signal is converted to a 1-bit digital data stream in the Sigma-Delta-converter. The first downsampling steps are done in fast running digital hardware filters. The following steps are implemented in the micro-code which has to be executed by the central Digital Signal Processor. This DSP-machine is able to handle the workload for all four channels. At the end the fully processed signal (flexibly programmed in many parameters) is transferred to the IOM-2 interface in a PCM-compressed signal representation.

#### 2.1.2 Receive Path

The digital input signal is received via the IOM-2 interface. Expansion, PCM-Law-pass-filtering, gain correction and frequency response correction are the next steps which are done by the DSP-machine. The upsampling interpolation steps are again processed by fast hardware structures to reduce the DSP-workload. The upsampled 1-bit data stream is then converted to an analog equivalent which is smoothed by a POST-Filter (POFI). As the signal  $V_{\rm OUT}$  is also referenced to an internal virtual ground potential, an external capacitor is required for DC-decoupling.


## 2.1.3 Loops

There are two loops implemented. The first is to generate the AC-input impedance (IM) and the second is to perform a proper hybrid balancing (TH). A simple extra path IM2 (from the transmit to the receive path) supports the impedance matching function.

#### 2.1.4 Test Features

There are four analog and five digital test loops implemented in the SICOFI-4. For special tests it is possible to 'Cut Off' the receive and the transmit path at two different points.

## 2.2 SICOFI®-4 Block Diagram



The SICOFI-4 bridges the gap between analog and digital voice signal transmission in modern telecommunication systems. High performance oversampling Analog-to-Digital Converters (ADC) and Digital-to-Analog Converters (DAC) provide the required conversion accuracy. Analog antialiasing prefilters (PREFI) and smoothing postfilters (POFI) are included. The connection between the ADC and the DAC (with high sampling rate) and the DSP, is done by specific Hardware Filters, for filtering like interpolation and decimation. The dedicated Digital Signal Processor (DSP) handles all the algorithms necessary e.g. for PCM bandpass filtering, sample rate conversion and PCM companding. The IOM-2 Interface handles digital voice transmission, SICOFI-4 feature control and transparent access to the SICOFI-4 command and indication pins. To program the filters, precalculated sets of coefficients are downloaded from the system to the on chip coefficient ram (CRAM).


Semiconductor Group

**a**235605 0078536 849 **=** 

14

#### 2.3 IOM®-2 Interface

The IOM-2 Interface consists of two data lines and two clock lines. DU (data upstream) carries data from the SICOFI-4 to a master device. This master device performs the interface between the PCM-backplane, the  $\mu\text{-controller}$  and up to 24 SICOFI-4's. DD (data downstream) carries data from the master device to the SICOFI-4. A frame synchronization clock signal (8 kHz, FSC) as well as a data clock signal (2048 kHz or 4096 kHz DCL) has to be supplied to the SICOFI-4. The SICOFI-4 handles data as described in the IOM-2 specification for analog devices.




IOM®-2 Interface Timing for 16 Voice Channels (per 8 kHz frame)

Semiconductor Group

15

8235605 0078537 785 |




IOM®-2 Interface Timing (DCL = 4096 kHz, MODE = 1, per 8 kHz frame)

Semiconductor Group

16

**=** 8235605 00785**38 611 =** 



Semiconductor Group

8235605 0078539 558

#### 2.3.1 IOM®-2 Timeslot Selection

The four channels of each SICOFI-4 can be assigned to 4 pairs of timeslots by pinstrapping the pins TSS0 and TSS1. (TS0 + TS1, TS2 + TS3, TS4 + TS5, TS6 + TS7). The IOM-2 operating mode is selected by the MODE pin.


TSS1	TSS0	MODE	IOM®-2 Operating Mode
0	0	1	timeslot 0 + 1; DCL = 4096 kHz
0	1	1	timeslot 2 + 3; DCL = 4096 kHz
1	0	1	timeslot 4 + 5; DCL = 4096 kHz
1	1	1	timeslot 6 + 7; DCL = 4096 kHz
0	0	0	timeslot 0 + 1; DCL = 2048 kHz
0	1	0	timeslot 2 + 3; DCL = 2048 kHz
1	0	0	timeslot 4 + 5; DCL = 2048 kHz
1	1	0	timeslot 6 + 7; DCL = 2048 kHz

Each IOM-timeslot contains 2 voice channels (A and B). Those two voice channels share a common IOM-Monitor-byte as well as a common C/l-byte. The AD-bit in the Monitor command defines which of the two voice channels should be affected (programmed). (For more information on IOM-2 specific Monitor Channel Data Structure see appendix, page 72).

Semiconductor Group

18

8235605 0078540 27T 📼



SICOFI®-4 Channels	TSS1 = 0, TSS0 = 0		TSS1 = 0, TSS0 = 1		TSS1 = 1, TSS0 = 0		TSS1 = 1, TSS0 = 1	
	TS	Voice Channel	TS	Voice Channel	TS	Voice Channel	TS	Voice Channel
1	TS0	Α	TS2	Α	TS4	Α	TS6	Α
2	TS0	В	TS2	В	TS4	В	TS6	В
3	TS1	Α	TS3	Α	TS5	Α	TS7	Α
4	TS1	В	TS3	В	TS5	В	TS7	В

In the following sections, only SICOFI-4 channels 1 and 2 are discussed. Channel 3 and channel 4 behave accordingly.

Semiconductor Group

19

8235605 0078541 106

## 3 Programming the SICOFI®-4

With the appropriate commands, the SICOFI-4 can be programmed and verified very flexibly via the IOM-2 Interface monitor channel.

Data transfer to the SICOFI-4 starts with a SICOFI-specific address byte (81<sub>H</sub>). With the second byte one of 3 different types of commands (SOP, XOP and COP) is selected. Each of those can be used as a write or read command. Due to the extended SICOFI-4 feature control facilities, SOP, COP and XOP commands contain additional information (e.g. number of subsequent bytes) for programming (write) and verifying (read) the SICOFI-4 status.

A write command is followed by up to 8 bytes of data. The SICOFI-4 responds to a read command with its IOM-2 specific address and the requested information, that is up to 8 bytes of data (see Programming Procedure, page 73).

**Attention**: Each byte on the monitor channel, has to be sent twice at least, according to the IOM-2 Monitor handshake procedure. (For more information on IOM-2 specific Monitor Channel Data Structure see appendix, page 72).

Semiconductor Group

20

8235605 0078542 042 📟

#### 3.1 **Types of Monitor Bytes**

The 8-bit Monitor bytes have to be interpreted as either commands or status information stored in Configuration Registers or the Coefficient Ram. There are three different types of SICOFI-4 commands which are selected by bit 3 and 4 as shown below.

Bit         7         0           XOP         EXTENDED OPERATION:         C/I channel configuration/evaluation           Bit         7         0           X         1         1	SOP		ST	ATUS (	PERATION:		SICOF	I®-4 status	setting/n	nonitoring
XOP EXTENDED OPERATION: C/I channel configuration/evalua  Bit 7 0	Bit 7	7								0
Bit 7 0						1	0			
	ХОР		EX	TENDE	D OPERATION	ON:	C/I cha	nnel confi	guration/e	evaluation
X 1 1	Bit 7	7								0
			X			1	1			
COP COEFFICIENT OPERATION: filter coefficient setting/monitor	СОР		co	DEFFIC	ENT OPERA	TION:	filter	coefficient	: setting/n	nonitoring
Bit 7 0	Bit 7	7								0
0						0				

#### 3.2 **Storage of Programming Information**

4 configuration registers per channel: CR1, CR2, CR3, CR4 accessed by SOP

commands

XR1, XR2, XR3 and XR4 accessed by XOP 4 common configuration registers:

commands (the contents are valid for two voice

channels i.e. 1 IOM-2 timeslot)

1 coefficient RAM per channel:

CRAM accessed by COP commands

Semiconductor Group

21

8235605 0078543 T89 **==** 

DU

DU

DU

DU

# 3.3 SICOFI®-4 Commands

## 3.3.1 SOP - Write Commands

DD	7					0				
Address	1	0	0	0	0	0	0	1		
SOP-Write 1 Byte		0		1	0	0	0	1		
CR1	Data									

Bit	7		0
		Idle	
		ldle	
		ldle	

Bit

DD	7	7									
Address	1	0	0	0	0	0	0	1			
SOP-Write 2 Bytes		0		1	0	0	1	0			
CR2		Data									
CR1				Da	ata						

7		0
	ldle	
	Idle	
	ldle	
	ldle	

DD	7						0		
Address	1	0	0	0	0	0	0	1	
SOP-Write 3 Bytes		0		1	0	0	1	1	
CR3	Data								
CR2	Data								
CR1	Data								

Bit	7	0
	Idle	,
	Idle	
	Idle	
	Idle	
	Idle	~

DD	7							0
Address	1	0	0	0	0	0	0	1
SOP-Write 4 Bytes		0		1	0	1	0	0
CR4	Data						_	
CR3		Data						
CR2	Data							
CR1	Data							

Bit	7	0
	ldle	
	Idle	7.
	Idle	

Semiconductor Group

22

Idle

Idle

Idle

XR3

XR2

XR1

#### 3.3.2 **XOP - Write Commands**

DD	7							0	Bit	7		0	DU
Address	1	0	0	0	0	0	0	1			idle		
XOP-Write 2 Bytes		0		1	1	0	1	0			Idle		
XR2			L	Da	ata						Idle		
XR1				Da	ata						ldle		
DD	7							0	Bit	7		0	DU
Address	1	0	0	0	0	0	0	1			Idle		
XOP-Write 3 Bytes		0		1	1	0	1	1			Idle		
						•							

Data

Data

Data

Semiconductor Group

23

**8235605 0078545 851** 

0

DU

DU

# **SIEMENS**

# 3.3.3 COP - Write Commands

DD	7							0
Address	1	0	0	0	0	0	0	1
COP-Write 4 Bytes		0		0	1			
Coeff. 4	Data							
Coeff. 3	Data							
Coeff. 2	Data							
Coeff. 1	Data							

Bit	7	0
	Idle	

DD	7							0	Bit	7
Address	1	0	0	0	0	0	0	1		
COP-Write 8 Bytes		0		0	0					
Coeff. 8		Data								
Coeff. 7										
Coeff. 6										
Coeff. 5				Da	ıta					
Coeff. 4				Da	ıta					
Coeff. 3										
Coeff. 2										
Coeff. 1	Data									

•	•
Idle	
ldle	
ldle	
Idle	
ldle	
ldle	
ldle	
· Idle	
ldle	
ldle	

Semiconductor Group

24

# **3.3.4** SOP – Read Commands DD 7

DD	7							0	Bit
Address	1	0	0	0	0	0	0	1	
SOP-Read 1 Byte		1		1	0	0	0	1	
		Idle							
				lo	lle				

7							0		DU
			ld	le					
			ld	le					
1	0	0	0	0	0	0	1	Address	
Data								CR1	

DD	7							0	Bit
Address	1	0	0	0	0	0	0	1	
SOP-Read 2 Bytes		1		1	0	0	1	0	
				ld	ile				
				ld	lle				
				ld	lle				
									•

						0		DU
		ld	le					
		ld	le					
0	0	0	0	0	0	1	Address	
		Da	ata	•			CR2	
		Da	ata				CR1	
	0	0 0	ld 0 0 0	Idle Idle 0 0 0 0 Data Data	Idle 0 0 0 0 0 Data	Idle 0 0 0 0 0 0	dle   0 0 0 0 0 0 1   Data	dle

7							0	Bit
1	0	0	0	0	0	0	1	
	1		1	0	0	1	1	
Idle								
			ld	lle				
Idle								
Idle								
	7	7 1 0	7 1 0 0	1 1 Id	1 1 0 Idle Idle Idle	1 1 0 0 Idle Idle	1 1 0 0 1 Idle Idle Idle	1 1 0 0 1 1 Idle Idle Idle

7	0		DU
ldle			
Idle			
1 0 0 0 0 0	0 1	Address	
Data	•	CR3	
Data		CR2	
Data		CR1	

DD	7							0	Bit
Address	1	0	0	0	0	0	0	1	
SOP-Read 4 Bytes		1		1	0	1	0	0	
				ld	le				
				ld	le				
	Idle								Ì
				ld	lle				
				ld	lle				
									j.

7							0		DU
			ld	le					
			ld	le					
1	0	0	0	0	0	0	1	Address	
			Da	ata				CR4	
			Da	ata				CR3	
			Da	ata	CR2				
			Da	ata	CR1				

Semiconductor Group

25

8235605 0078547 624 🖿

DU

# **SIEMENS**

DD

# 3.3.5 XOP - Read Commands

Address	1	0	0	0	0	0	0	1						d	le						
XOP-Read 1 Byte		1		1	1	0	0	1						d	le						
		Idle								1	(	0 0	וכ	0 0 0 0 1						Address	
				lo	lle								C	)a	ta					XR1	
DD	7							0	Bit	7									0		DU
Address	1	0	0	0	0	0	0	1		Ĺ				d	le				_		20
XOP-Read 2 Bytes		1		1	1	0	1	0						d	le					-	
				ld	le			L		1	1	0 0	0 (	5	0	(	כ	0	1	Address	
				ld	lle					Data								XR2			
		Idle												)a	ta					XR1	
	-								•								•				
DD	7							0	Bit	7									n		DH

0 Bit 7

טט	,							U	
Address	1	0	0	0	0	0	0	1	
XOP-Read 3 Bytes		1		1	1	0	1	1	
	Idle								
	ldle								
				ld	le				
				ld	le				

7							0		DU
			ld	le					
			ld	le					
1	0	0	0	0	0	0	1	Address	
			Da	ita				XR3	
			Da	ıta	XR2				
			Da	ta	XR1				

Semiconductor Group

26

**■** 8235605 0078548 560 **■** 

# 3.3.6 COP - Read Commands

DD	7							0	Bit
Address	1	0	0	0	0	0	0	1	
COP-Read 4 Bytes		1		0	1				
	Idle								
	Idle								
				ld	lle				
	Idle								
	Idle								
									J

Idle	
Idle	
1 0 0 0 0 0 0 1 Address	
Data Coeff. 4	
Data Coeff. 3	
Data Coeff. 2	
Data Coeff. 1	

DD	7							0	Bit
Address	1	0	0	0	0	0	0	1	
COP-Read 8 Bytes		1		0	0				
				ld	le				
	Idle								
	Idle								
	Idle								
				ld	le				
				ld	le				
	ldle								
				ld	le				
				ld	lle				

7				0		DU	
	ld	le					
	ld	le					
1 0	0 0	0	0	1	Address		
	Da	ıta	Coeff. 8				
	Da	ıta				Coeff. 7	
	Da	ıta				Coeff. 6	
	Da	ıta				Coeff. 5	
	Da	ıta				Coeff. 4	
	Da	ıta	Coeff. 3				
	Da	ıta	Coeff. 2				
	Da	ıta				Coeff. 1	

Semiconductor Group

27

# **SIEMENS**

# 3.3.7 Example for a Mixed Command

DD	7							0	Bit
Address	1	0	0	0	0	0	0	1	
SOP-Write 4 Bytes		0		1	0	1	0	0	
CR4				Da	ata				
CR3				Da	ata	l			
CR2				Da	ata				
CR1				Da	ata				
XOP-Write 2 Bytes		0		1	1	0	1	0	
XR2				Da	ata				
XR1				Da	ata				
COP-Write 4 Bytes		0		0	1				
Coeff. 4				Da	ata				
Coeff. 3		Data							
Coeff. 2				Da	ata				
Coeff. 1				Da	ata				
SOP-Read 3 Bytes		1		1	0	0	1	1	
				lo	lle				
				lo	lle				
	L			ld	le				
				ld	le				
Address	1	0	0	0	0	0	0	1	
COP-Read 4 Bytes		1		0	1				
				ld	le				
				ld	le				
					ie				
	Idle								
	Idle								
Address	1	0	0	0		⊢-	-	1	
XOP-Read 1 Byte		1		1	1	0	0	1	
	Idle								
				ld	le				

7 0	DU
ldle	
Idle	
Idle	
ldle	
Idle	
Idle	
ldle	
Idle	
Idle	
Idle	
1 0 0 0 0 0 0 1	Address
Data	CR3
Data	CR2
Data	CR1
Idle	
ldle	
1 0 0 0 0 0 0 1	Address
Data	Coeff. 4
Data	Coeff. 3
Data	Coeff. 2
Data	Coeff. 1
Idle	
Idle	
1 0 0 0 0 0 0 1	Address
Data	XR1

Semiconductor Group

28

**a**235605 0078550 **ll**9 **=** 

## 3.4 SOP Command

To modify or evaluate the SICOFI-4 status, the contents of up to four configuration registers CR1, CR2, CR3 and CR4 may be transferred to or from the SICOFI-4. This is started by a SOP-Command (status operation command).

Bit	7					0					
	A	D	RW	PWRUP	1	0	LSEL2	LSEL1	LSEL0		
AD		Address Information  AD = 0 SICOFI-4 channel 1(3) is addressed with this command  AD = 1 SICOFI-4 channel 2(4) is addressed with this command									
RW		Read/Write Information: Enables reading from the SICOFI-4 or writing information to the SICOFI-4 RW = 0 Write to SICOFI-4 RW = 1 Read from SICOFI-4									
PWR	UP	PW	Power Up / Power Down PWRUP = 1 sets the assigned channel (see bit AD) of SICOFI-4 to power-up (operating mode) PWRUP = 0 resets the assigned channel of SICOFI-4 to power-do (standby mode)								
LSEI	L	This LSI LSI LSI	s field ider EL = 000 EL = 001 EL = 010 EL = 011	ct information (see also programming procedure) entifies the number of subsequent data bytes 0 bytes of data are following 1 byte of data is following (CR1) 2 bytes of data are following (CR2, CR1) 3 bytes of data are following (CR3, CR2, CR1) 4 bytes of data are following (CR4, CR3, CR2, CR1)							

All other codes are reserved for future use!

It is possible to program each Configuration register separately, just by putting only one byte into the FIFO of the upstream master device (e.g. EPIC), and aborting after transmission of one (or n) byte.

Semiconductor Group

29

8235605 0078551 055 🚥

Bit 7

0

# 3.4.1 CR1 Configuration Register 1

Configuration register CR1 defines the basic SICOFI-4 settings, which are: enabling/disabling the programmable digital filters and tone generators.

TH	IM	FRX	FRR	AX	AR	ETG2	ETG1

TH Enable TH-(TransHybrid Balancing) Filter

TH = 0: TH-filter disabled TH = 1: TH-filter enabled

iM Enable IM-(Impedance Matching) Filter

IM = 0: IM-filter disabled IM = 1: IM-filter enabled

FRX Enable FRX (Frequency Response Transmit)-Filter

FRX = 0: FRX-filter disabled FRX = 1: FRX-filter enabled

FRR Enable FRR (Frequency Response Receive)-Filter

FRR = 0: FRR-filter disabled FRR = 1: FRR-filter enabled

AX Enable AX-(Amplification/Attenuation Transmit) Filter

AX = 0: AX-filter disabled AX = 1: AX-filter enabled

AR Enable AR-(Amplification/Attenuation Receive) Filter

AR = 0: AR-filter disabled AR = 1: AR-filter enabled

**ETG2** Enable programmable tone generator 2

ETG2 = 0: programmable tone generator 2 is disabled ETG2 = 1: programmable tone generator 2 is enabled

**ETG1** Enable programmable tone generator 1

ETG1 = 0: programmable tone generator 1 is disabled ETG1 = 1: programmable tone generator 1 is enabled

# 3.4.2 CR2 Configuration Register 2

Bit	7							0
		TH-Sel	LM	LMR	LAW	LIN	PTG2	PTG1

TH-Sel 2 bit field to select one of four programmed TH-filter coefficient sets

TH-Sel = 0 0: TH-filter coefficient set 1 is selected TH-Sel = 0 1: TH-filter coefficient set 2 is selected TH-Sel = 1 0: TH-filter coefficient set 3 is selected TH-Sel = 1 1: TH-filter coefficient set 4 is selected

LM Level Metering function<sup>1)</sup>

LM = 0: level metering function is disabled LM = 1: level metering function is enabled

**LMR** Result of Level Metering function (this bit can not be written)

LMR = 0: level detected was lower than the reference LMR = 1: level detected was higher than the reference

LAW PCM - law selection

LAW = 0: A-Law is selected

LAW = 1:  $\mu$ -Law ( $\mu$  255 PCM) is selected

LIN Linear mode selection

LIN = 0: PCM-mode is selected LIN = 1: linear mode is selected<sup>2)</sup>

PTG2 User programmed frequency or fixed frequency is selected

PTG2 = 0: fixed frequency for tone generator 2 is selected (2 kHz) PTG2 = 1: programmed frequency for tone generator 2 is selected

PTG1 User programmed frequency or fixed frequency is selected

PTG1 = 0: fixed frequency for tone generator 1 is selected (2 kHz)
PTG1 = 1: programmed frequency for tone generator 1 is selected

Semiconductor Group

<sup>1)</sup> Explanation of the level metering function: A signal fed to  $A/\mu$ -Law compression via AX- and HPX-filters (from a digital loop, or externally via  $V_{\rm IN}$ ), is rectified, and the power is measured. If the power exceeds a certain value, loaded to XR4, bit LMR is set to '1'. The power of the incoming signal can be adjusted by AX-filters.

During linear operation only one 16 bit voice channel, is available per timeslot. Depending on the address bit (AD) the voice-data of channel 1 or 2 is transmitted. The other voice channel is not available during this time.

# **SIEMENS**

#### 3.4.3 **CR3 Configuration Register 3**

D:+	7
DIL	- 1

O COT/R 0 IDR Version

COT/R

Selection of Cut of Transmit/Receive Paths

0.0.0:

Normal Operation

0.01:

COT 16K Cut Off Transmit Path at 16 kHz (input of

TH-Filter)

0.10:

COT PCM Cut Off Transmit Path at 8 kHz (input of compression) (output is zero for  $\mu$ -law and linear mode,

1 LSB for A-law)

101:

COR PFI Cut Off Receive Path at 4 MHz (POFI-output)

1 1 0:

COR 64K Cut Off Receive Path at 64 kHz (IM-filter input)

IDR

Initialize Data RAM

IDR = 0:

normal operation is selected

IDR = 1:


contents of Data RAM is set to 0 (for test purposes)

Version

The Version number shows the actual design version of SICOFI-4

(011 for PEB 2465 V2.1)

# 3.4.3.1 'CUT OFFs' and Loops



Semiconductor Group

<sup>33</sup> ■ 8235605 0078555 7T0 ■

# **SIEMENS**

Bit

**AGX** 

# 3.4.4 CR4 Configuration Register 4

	Test	t-Loops	AGX	AGR	DHP-X	DHP-R			
Test-Loops	0 0 0 0: 0 0 0 1: 0 0 1 1: 0 1 0 0: 0 1 0 1:	ALB-PFI ALB-4M ALB-PCM	selection of analog and digital loop backs no loop back is selected (normal operation) analog loop back via PREFI-POFI is selected analog loop back via 4 MHz is selected analog loop back via 8 kHz (PCM) is selected analog loop back via 8 kHz (linear) is selected						
	1 0 0 0: 1 0 0 1: 1 1 0 0: 1 1 0 1: 1 1 1 1:	DLB-4M DLB-128K DLB-64K	digital loop bad digital loop bad digital loop bad digital loop bad digital loop bad	ck via 4 MH ck via 128 k ck via 64 kH	lz is select Hz is select Iz is select	ed cted ted			

AGX = 1: analog gain is enabled (6 dB amplification)

AGR

Analog gain in receive direction

AGX = 0:

Analog gain in receive direction AGR = 0: analog gain is disabled

Analog gain in transmit direction

AGR = 1: analog gain is enabled (6 dB attenuation)

analog gain is disabled

**DHP-X** Disable highpass in transmit direction

DHP-X = 0: transmit high pass is enabled DHP-X = 1: transmit high pass is disabled

**DHP-R** Disable highpass in receive direction

DHP-R = 0: receive high pass is enabled DHP-R = 1: receive high pass is disabled

Semiconductor Group

Dit

### 3.5 COP Command

With a COP Command coefficients for the programmable filters can be written to the SICOFI-4 Coefficient RAM or read from the Coefficient RAM via the IOM-2 interface for verification

Bit	1									0			
	AD		R	W		RST	0	CODE3	CODE2	CODE1	CODE0		
AD		ΑD	dres 0 = 0 0 = 1	)									
RW		RV	ead/Write W = 0 Subsequent data is written to the SICOFI-4 W = 1 Read data from SICOFI-4										
RST		Reset RST = 1 Reset SICOFI-4 (same as RESET-Pin, valid for all four channels)											
CODE	•	inc	lude	es nu	uml	ber of fo	lowing by	tes and filte	er-address	;			
		0	0	0	0	TH-Filt	er coefficie	ents (part 1	) (followe	d by 8 byte	es of data)		
		0	0	0	1	TH-Filt	er coefficie	ents (part 2	) (followed	d by 8 byte	es of data)		
		0	0	1	0			ents (part 3			•		
		0	1	0	0			nts (part 1)			•		
		0	1	0	1			nts (part 2)					
		0	1	1	0		Iter coeffic				es of data)		
		0	1	1	1		lter coeffic				es of data)		
		1	0	0	0		er coefficie			•	es of data)		
		1	0	0	1		er coefficie		•		es of data)		
		1	1	0	0		ter coeffic				es of data)		
		1	1	0	1	i G2-Fi	ter coeffic	ents	(followed	d by 4 byte	es of data)		

Semiconductor Group

35

# SIEMENS

#### 3.6 How to Program the Filter Coefficients

TH-Filter: Four sets of TH-filter coefficients can be loaded to the SICOFI-4.

Each of the four sets can be selected for any of the four SICOFI-4 channels, by setting the value of TH-Sel in configuration register CR2. Coefficient set 1 is loaded to the

SICOFI-4 via channel 1, set 2 is loaded via channel 2 and so on.

AX, AR, IM, FRX,

FRR-Filter: An individual coefficient set is available for each of the four

channels

Tone-generators: An individual coefficient set is available for each of the four

channels

An independent set of coefficients is available for all the four channels, for all the filters and Tone-Generators. So AX, AR, FRR, FRX, IM and TG1 and TG2 behave like AX and AR-filters in Version V1.\*.

The programming flexibility for the TH-filter was not changed from Version V1.\* to Version V2.\*. Four sets of TH-filter coefficients can be loaded to the SICOFI-4. Each of the four sets can be selected for any of the four SICOFI-4 channels, by setting the value of TH-SEL in configuration register CR2. Coefficients set #1 is loaded to the SICOFI-4 via channel 1, set #2 is loaded via channel 2 and so on.

Note: After RESET coefficient set #1 is used for all of the four channels, as all bits in configuration register CR2 are set to '0'.

Semiconductor Group

36

■ 8235605 0078558 40T **■** 

0

 $0^{2)}$ 

# **SIEMENS**

### 3.7 XOP Command

With the XOP command the SICOFI-4 C/I channel is configured and evaluated.

Bit	7							0	
	AD	RW	0	1	1	LSEL2	LSEL1	LSEL0	

AD The AD bit has no meaning to the XOP command, the XR registers are valid for two voice channels (one IOM-2 timeslot).

Read / Write Information: Enables reading from the SICOFI-4 or writing information to the SICOFI-4 RW = 0 Write to SICOFI-4

LSEL Length select information, for setting the number of subsequent data bytes

LSEL = 000 0 bytes of data are following LSEL = 001 1 byte of data is following (XR1)

Read from SICOFI-4

LSEL = 010 2 bytes of data are following (XR2, XR1) LSEL = 011 3 bytes of data are following (XR3, XR2, XR1) LSEL = 100 4 bytes of data are following (XR4, XR3, XR2, XR1)

# 3.7.1 XR1 Extended Register 1<sup>1)</sup>

Bit 7

SI1 0

RW = 1

	SB2_1	SB2_0	SI2_0 <sup>2)</sup>	SI2_0 <sup>2)</sup>	SB1_1	SB1_0	SI1_0 <sup>2)</sup>	SI1_
SB2_	<b>1</b> s	tatus of pir	n SB2_1 is	transferre	d to the up	ostream m	aster devi	се
SB2_	<b>0</b> s	tatus of pir	SB2_0 is	transferre	d to the up	ostream m	aster devi	ce
SI2_0	s	tatus of pir	SI2_0 is	transferred	to the up	stream ma	aster devic	е
SB1_	<b>1</b> s	tatus of pir	SB1_1 is	transferre	d to the up	ostream m	aster devi	ce
SB1_	<b>0</b> s	tatus of pir	SB1_0 is	transferre	d to the up	ostream m	aster devi	ce

Semiconductor Group

37

status of pin SI1 0 is transferred to the upstream master device

**3** 8235605 0078559 346

<sup>1)</sup> Register XR1 can only be read.

<sup>2)</sup> Bits SI1\_0 and SI2\_0 have special meaning depending on contents of XR2 (see page 39).

#### 3.7.2 XR2 Extended Register 2

Register XR2 configures the data-upstream command/indication channel.

Bit	7			0
		N	Т	

# 3.7.2.1 Upstream Update Interval N

To restrict the rate of upstream C/I-bit changes, deglitching (persistence checking) of the status information from the SLIC may be applied. New status information will be transmitted upstream, after it has been stable for N milliseconds. N is programmable in the range of 1 to 15 ms in steps of 1 ms, with N = 0 the deglitching is disabled.

		Field N		Update Interval Time		
0	0	0	0	Deglitching is disabled		
0	0	0	1	Upstream transmission after 1 ms		
0	0	1	0	Upstream transmission after 2 ms		
1	1	1	0	Upstream transmission after 14 ms		
1	1	1	1	Upstream transmission after 15 ms		

# 3.7.2.2 Detector Select Sampling Interval T

SLICs with multiplexed loop- and ground-key-status, which have a single status output pin for carrying the loop- and ground-key-status information, need a special detector select input.

Field T				Time Interval T between Detector Selected High States					
0	0 0 0 0			Detector select output LGKM0,1 program. to 0 permanently					
0	0	0	1	Time interval T is 1 ms					
0	0	1	0	Time interval T is 2 ms					
1	1	1	0	Time interval T is 14 ms					
1	1	1	1	Detector select output LGKM0,1 is program. to 1 permanently					

LGKM0[1] is detector select output for channel 1[3] and 2[4]


Semiconductor Group

38

8235605 0078560 068 📟



# 3.7.2.3 SLICs with Multiplexed Loop / Ground Key Detect



SICOFI-4 pins LGKM0,1 are detector select outputs. These command output pins are normally set to logical '0', such that the SLIC outputs loop status, which is passed to XR1-bits 0 and 4 via indication pins SI1\_0 and SI2\_0.

Every T milliseconds, the detector select outputs change to logical '1' for a time of 15.63  $\mu s$  (8 x Period DCL). During this time the ground key status is read from the SLIC and transferred upstream using XR1-bits 1 and 5 via indication pins SIx\_0 and SIy\_0.

The time interval T is programmable from 1 ms to 14 ms in 1 ms steps. It is possible to program the output to be permanently logical '0' or '1'.

Semiconductor Group

39

■ 8235605 0078561 TT4 **■** 

# 3.7.3 XR3 Extended Register 3

This register controls the direction of the programmable C/I pins.


Bit	7							0
	PSB2_1	PSB2_0	0	0	PSB1_1	PSB1_0	0	0

	F3BZ_	1   P3B2_0	U	U	P3B1_1	P3B1_0	U	U
PSB2	<u>.</u> 1	Programma PSB2_1 = 0 PSB2_1 =	0: pin SB2	2_1 is indic	cation inpu	t	mmed	
PSB2	2_0	Programma PSB2_0 = 0 PSB2_0 = 0	0: pin SB2	$2_0$ is indic	ation inpu	t ' Ŭ	mmed	
PSB1	_1	Programma PSB1_1 = 0 PSB1_1 = 1	): pin SB1	_1 is indic	cation inpu	t	mmed	
PSB1	_0	Programma PSB1 0 = 0					mmed	

# 3.7.4 XR4 Extended Register 4

This register holds the offset value for the level metering function. It is only available via the first used timeslot.

PSB1\_0 = 1: pin SB1\_0 is command output



#### 4 SLIC Interface

The signaling connection between SICOFI-4 and a SLIC is performed by the SICOFI-4 command/indication pins. Data received from the downstream C/I byte are inverted and transferred to command output pins (SB, SO). Data on input pins (SI, SB) are inverted and transferred to the upstream C/I-byte.

# 4.1 IOM®-2 Interface Command/Indication Byte

The SICOFI-4 offers a 8 pin parallel command/indication SLIC interface per channel

Indication input pins: Command output pins: Slx\_0, Slx\_1, Slx\_2 SOx 0, SOx 1, SOx 2

Program. command/indication pins:

SBx\_0, SBx\_1 (with x: 1 ... 4)

Data present at SIx\_0, SIx\_1, SIx\_2 and SBx\_0, SBx\_1 (if programmed as input) are sampled, inverted and transferred upstream. Data received downstream from IOM-2 interface are latched, inverted and fed to SOx\_0, SOx\_1, SOx\_2 and SBx\_0, SBx\_1 (if output).

# 4.2 Data Downstream C/I Channel Byte Format (receive)

The IOM-2 channel contains 6 bits (for two voice channels) in both directions for analog devices like the SICOFI-4. As the SICOFI-4 has up to five command output pins per channel (depending on XR3) it is not possible to send commands to all pins at a time. So C/I-channel bit 5 is used as an address bit to select the channel for the command data on C/I-channel bits 4 ... 0.

General Case

Bit	5					0
	AD	SBx_1	SBx_0	SOx_2	SOx_1	SOx_0

Example for SICOFI-4 channels 1 and 2 (IOM-2 timeslot 0)

Bit	5			0			
		1	SB1_1 <sup>1)</sup>	SB1_0 <sup>1)</sup>	SO1_2	SO1_1	SO1_0
Bit	5						0
		0	SB2_1 <sup>1)</sup>	SB2_0 <sup>1)</sup>	SO2_2	SO2_1	SO2_0


<sup>1)</sup> If SBx y is programmed as command output.

Semiconductor Group

41

## 4.3 Data Upstream C/I Channel Byte Format (transmit)

As the C/I-channel holds only 6 bits for two voice channels and the SICOFI-4 has up to five indication pins per voice channel, only pins SI1\_1 and SI1\_2 for voice channel 1, and pins SI2\_1 and SI2\_2 for voice channel 2 are fed directly to the C/I-channel. Any change at one of the other indication pins (SIx\_0, SBx\_0 and SBx\_1) will generate an interrupt per channel, which is transmitted upstream immediately (C/I-channel bits 2 and 5). Data on those pins is fed to register XR1 and can be evaluated with a XOP-read command.




There was a functional connection between two neighbouring channels sharing the same C/l-channel of an IOM-2 interface in V1.\*. When an interrupt occurred in the C/l-channel, changes on all signalling input pins of this channel and of the neighbouring channel were ignored, until the interrupt was cleared.

In Version V2.\* this **functional connection no longer exists**. If an interrupt occurs in one channel, changes in the neighbouring channel will also generate an interrupt.

Semiconductor Group

42




Semiconductor Group

43

8235605 0078565 64T I

### 5 Operating Modes



Semiconductor Group

44

**8235605 0078566 586** 

### 5.1 RESET (Basic setting mode)

Upon initial application of  $V_{\rm DD}$  or resetting pin RESET to '1' during operation, or by software-reset (see COP command), the SICOFI-4 enters a basic setting mode. Basic setting means, that the SICOFI-4 configuration registers CR1... CR4 and XR1... XR3 are initialized to '0' for all channels.

All programmable filters are disabled, A-law is chosen, all programmable command/indication pins are inputs. The two tone generators as well as any testmodes are disabled. There is no persistence checking. Receive signalling registers are cleared. DU-pin is in high impedance state, the analog outputs and the signalling outputs are forced to ground.

Register-Bin	Reset-Value			
CR1 CR4	00 <sub>H</sub>	-		
XR1 XR4	00 <sub>H</sub>			
Coefficient RAM	not defined			
Command Stack	cleared			
DD-input	ignored			
DU-output	high impedance			
V <sub>OUT</sub> 1, 2, 3, 4	GNDA1, 2, 3, 4			
SBx_y	Input			
SOx_y	GNDD			

If any voltage is applied to any input-pin before initial application of  $V_{\rm DD}$ , the SICOFI-4 may not enter the basic setting mode. In this case it is necessary to reset the SICOFI-4 or to initialize the SICOFI-4 configuration registers to '0'.

The SICOFI-4 leaves this mode automatically with the beginning of the next 8 kHz frame (RESET-pin is released).

Semiconductor Group

#### 5.2 Standby Mode

After releasing the RESET-pin, (RESET-state), beginning with the next 8 kHz frame, the SICOFI-4 will enter the Standby mode. The SICOFI-4 is forced to standby mode with the PWRUP bit set to '0' in the SOP command (POWERDOWN). All 4 channels must be programmed separately. During standby mode the serial SICOFI-4 IOM-2 interface is ready to receive and transmit commands and data. Received voice data on DD-pin will be ignored. SICOFI-4 configuration registers and coefficient ram can be loaded and read back in this mode. Data downstream C/I-channel data is fed to appropriate Command pins. Data on indication pins is transmitted Data upstream.

IOM-2 Voice Channels	'11111111' (idle)
V <sub>OUT</sub> 1, 2, 3, 4	GNDA1, 2, 3, 4

### 5.3 Operating Mode

The operating mode for any of the four channels is entered upon recognition of a PWRUP bit set to '1' in a SOP command for the specific channel.

Semiconductor Group

46

This Material Copyrighted By Its Respective Manufacturer

**=** 8235605 0078568 359 **=** 

### 6 Programmable Filters

### 6.1 Amplification/Attenuation Receive (AR)-Filter

Step size for AR-Filter range 3 ... – 14 dB:

step size 0.02 ... 0.05 dB

range - 14 ... - 24 dB:

step size 0.5 dB

# 6.2 Amplification/Attenuation Transmit (AX)-Filter

Step size for AX-Filter

range – 3 ... 14 dB: range 14 ... 24 dB: step size 0.02 ... 0.05 dB

step size 0.5 dB

Semiconductor Group

47

8235605 0078569 295

#### 7 Transmission Characteristics

The proper adjustment of the programmable filters (transhybrid balancing, impedance matching, frequency-response correction) needs a complete knowledge of the SICOFI-4's analog environment, and it is suggested to use the QSICOS-program for calculating the propriate coefficients. Unless otherwise stated, the transmission characteristics are guaranteed within the test conditions.

#### **Test Conditions**

 $T_{\rm A}$  = 0 °C to 70 °C;  $V_{\rm DD}$  = 5 V  $\pm$  5%; GNDA1 ... 4 = GNDD = 0 V  $R_{\rm L}^{11}$  > 20 k $\Omega$ ;  $C_{\rm L}$  < 20 pF; H(IM) = H(TH) = 0; H(FRX) = H(FRR) = 1;

AR = 0 to -13 dB for sine-wave-, and 0 to -11 dB for CCITT-noise-measurements

AX = 0 to 13 dB for sine-wave-, and 0 to 11 dB for CCITT-noise-measurements

f = 1014 Hz; 0 dBm0; A-Law or  $\mu$ -Law;

AGX = 0 dB, 6.02 dB, AGR = 0 dB, -6.02 dB;

In Transmit direction for  $\mu$ -law an additional gain of 1.94 dB is implemented automatically, in the companding block (CMP). This additional gain has to be considered at all gain calculations, and reduces possible AX-gain.

A 0 dBm0<sup>2)</sup> signal is equivalent to 1.095 [1.0906] Vrms. A + 3.14 [3.17] dBm0 signal is equivalent to 1.57 Vrms which corresponds to the overload point of 2.223 V (A-law,  $[\mu$ -law]).

When the gain in the receive path is set at 0 dB, an 1014 Hz PCM sinewave input with a level 0 dBm0 will correspond to a voltage of 1.095 Vrms at A-Law (1.0906 V  $\mu$ -Law) at the analog output.

When the gain in the transmit path is set at 0 dB, an 1014 Hz sine wave signal with a voltage of 1.095 Vrms A-Law (1.0906 V  $\mu$ -Law) will correspond to a level of 0 dBm0 at the PCM output.

Semiconductor Group

<sup>1)</sup>  $R_{\rm L}$ ,  $C_{\rm I}$  forms the load on  $V_{\rm OUT}$ .

<sup>2)</sup> The absolute power level in decibels referred to the PCM interface levels.

### **Absolute Maximum Ratings**

Parameter	Symbol	Li	Unit		
		min.	typ.	max.	1
Gain absolute (AGX = AGR = 0)	G				
$T_{\rm A}$ = 25 °C; $V_{\rm DD}$ = 5 V		- 0.15	± 0.10	+ 0.15	dB
$T_{\rm A} = 0 - 70  ^{\circ}{\rm C}; \ V_{\rm DD} = 5  {\rm V} \pm 5  \%$		- 0.25		+ 0.25	dB
Gain absolute (AGX = 6.02 dB, AGR = -6.02 dB)					
$T_{\rm A} = 25  {\rm ^{\circ}C};  V_{\rm DD} = 5  {\rm V}$		- 0.15	± 0.10	+ 0.15	dB
$T_{\rm A} = 0 - 70  ^{\circ}{\rm C}; \ V_{\rm DD} = 5  {\rm V} \pm 5  \%$		- 0.30		+ 0.30	dB
Harmonic distortion, 0 dBm0; $f = 1000 \text{ Hz}$ ; $2^{\text{nd}}$ , $3^{\text{rd}}$ order	HD		- 50	- 44	dB
Intermodulation <sup>1)</sup> R2 R3	IMD IMD		1	- 46 - 56	dB dB
Crosstalk 0 dBm0; $f = 200$ Hz to 3400 Hz any combination of direction and channel	СТ		- 85	- 80	dB
Idle channel noise, transmit, A-law, psophometric $V_{\rm IN}=0$ V transmit, $\mu$ -law, C-message $V_{\rm IN}=0$ V receive, A-law, psophometric idle code + 0	$N_{TP}$ $N_{TC}$		05	- 67.4 17.5	dBm0
receive, μ-law, C-message idle code + 0	$N_{\sf RP} \ N_{\sf RC}$		– 85 5	- 78.0 12.0	dBm0 dBm0

<sup>1)</sup> Using equal-level, 4-tone method (EIA) at a composite level of - 13 dBm0 with frequencies in the range between 300 Hz and 3400 Hz.


Semiconductor Group

# **SIEMENS**

#### 7.1 Frequency Response


#### 7.1.1 Receive

Reference frequency 1 kHz, input signal level 0 dBm0



### 7.1.2 Transmit

Reference frequency 1 kHz, input signal level 0 dBm0



Semiconductor Group

<sup>50</sup> ■ 8235605 0078572 88T ■

### 7.2 Group Delay

Maximum delays when the SICOFI-4 is operating with H(TH) = H(IM) = 0 and H(FRR) = H(FRX) = 1 including delay through A/D- and D/A converters. Specific filter programming may cause additional group delays.

Group Delay deviations stay within the limits in the figures below.


#### 7.2.1 Group Delay Absolute Values

Input signal level 0 dBm0

Parameter Symbol	Symbol		Limit Va	alues	Unit	Reference
	min.	typ.	max.	-		
Transmit delay	$D_{XA}$			300	μs	
Receive delay	$D_{RA}$			250	μs	

### **Group Delay Distortion Transmit**

Input signal level 0 dBm0




Semiconductor Group

51

**a**235605 0078573 716 **l** 

### 7.2.2 Group Delay Distortion Receive

Input signal level 0 dBm01)



Semiconductor Group


52

8235605 0078574 652 🖿

 $<sup>\</sup>overline{}^{1)}$  HPR is switched on: reference point is at  $T_{
m G}$ min. HPR is switched off: reference point is at 1.5 kHz.

## 7.3 Out-of-Band Signals at Analog Input

With an 0 dBm0 out-of-band sine wave signal with frequency f (<<100 Hz or 3.4 kHz to 100 kHz) applied to the analog input, the level of any resulting frequency component at the digital output will stay at least X dB below a 0 dBm0, 1 kHz sine wave reference signal at the analog input.<sup>1)</sup>



3.4 ... 4.0 kHz:

$$X = -14 \times \left( sin \left( \pi \times \frac{4000 - F}{1200} \right) - 1 \right)$$

4.0 ... 4.6 kHz:


$$X = -18 \times \left( \sin \left( p \times \frac{4000 - F}{1200} \right) - 1 \right)$$

Semiconductor Group

Poles at 12 kHz  $\pm$  150 Hz and 16 kHz  $\pm$  150 Hz are be provided.

### 7.4 Out-of-Band Signals at Analog Output

With a 0 dBm0 sine wave with frequency f (300 Hz to 3.99 kHz) applied to the digital input, the level of any resulting out-of-band signal at the analog output will stay at least X dB below a 0 dBm0, 1 kHz sine wave reference signal at the analog output.



3.4 ... 4.6 kHz:

$$X = -14 \times \left( sin \left( \pi \times \frac{4000 - F}{1200} \right) - 1 \right)$$


Semiconductor Group

54

**8**235605 0078576 425 📟

## 7.5 Out of Band Idle Channel Noise at Analog Output

With an idle code applied to the digital input, the level of any resulting out-of-band power spectral density (measured with 3 kHz bandwidth) at the analog output, will be not greater than the limit curve shown in the figure below.




Semiconductor Group

# **SIEMENS**

### 7.6 Overload Compression

#### μ-law, Transmit

Measured with sine wave f = 1014 Hz.



Semiconductor Group


<sup>56</sup> ■ 8235605 0078578 2T8 **■** 

### 7.7 Gain Tracking (Receive or Transmit)

The gain deviations stay within the limits in the figures below.

#### **Gain Tracking**

(Measured with sine wave f = 1014 Hz, reference level is 0 dBm0)



Semiconductor Group


#### 7.8 Total Distortion

The signal to distortion ratio exceeds the limits in the following figure.

#### 7.8.1 Total Distortion Measured with Sine Wave


#### **Receive or Transmit**

Measured with sine wave f = 1014 Hz. (C-message weighted for  $\mu$ -law, psophometrically weighted for A-law)




Semiconductor Group

## 7.8.2 Total Distortion Measured with Noise According to CCITT



#### Receive



**Transmit** 

Semiconductor Group

59

8235605 0078581892 🖿

#### 7.9 Single Frequency Distortion

An input signal with its frequency swept between 0.3 to 3 kHz for the receive path, or 0 to 12 kHz for the transmit path, any generated output signal with other frequency than the input frequency will stay 28 dB below the maximum input level of 0 dBm0.

Receive	Transmit		
Frequency	max. Input Level	Frequency	max. Input Level
300 Hz to 3.4 kHz	0 dBm0	0 to 12 kHz	0 dBm 0

#### 7.10 Transhybrid Loss

The quality of Transhybrid-Balancing is very sensitive to deviations in gain and group delay - deviations inherent to the SICOFI-4 A/D- and D/A-converters as well as to all external components used on a line card (SLIC, OP's etc.)

Measurement of SICOFI-4 Transhybrid-Loss: A 0 dBm0 sine wave signal and a frequency in the range between 300 - 3400 Hz is applied to the digital input. The resulting analog output signal at pin  $V_{\text{OUT}}$  is directly connected to  $V_{\text{IN}}$ , e.g. with the SICOFI-4 testmode "Digital Loop Back via Analog Port". The programmable filters FRR, AR, FRX, AX and IM are disabled, the balancing filter TH is enabled with coefficients optimized for this configuration ( $V_{OUT} = V_{IN}$ ).

The resulting echo measured at the digital output is at least X dB below the level of the digital input signal as shown in the table below. (Filter coefficients will be provided).

Parameter	Symbol	ymbol Limit Values		Unit	Test Condition
		min.	typ.		
Transhybrid Loss at 300 Hz	THL300	27	40	dB	$T_{A} = 25  ^{\circ}\text{C}; V_{DD} = 5  \text{V}$
Transhybrid Loss at 500 Hz	THL <sub>500</sub>	33	45	dB	$T_{\rm A}$ = 25 °C; $V_{\rm DD}$ = 5 V
Transhybrid Loss at 2500 Hz	THL <sub>2500</sub>	29	40	dB	$T_{\rm A} = 25 {}^{\circ}{\rm C};  V_{\rm DD} = 5 {\rm V}$
Transhybrid Loss at 3000 Hz	THL3000	27	35	dB	$T_{\rm A} = 25 {}^{\circ}{\rm C};  V_{\rm DD} = 5 {\rm V}$
Transhybrid Loss at 3400 Hz	THL <sub>3400</sub>	27	35	dB	$T_{\rm A} = 25 ^{\circ}{\rm C};  V_{\rm DD} = 5 ^{\circ}{\rm V}$

The listed values for THL correspond to a typical variation of the signal amplitude and -delay in the analog blocks.

 $\Delta$  amplitude

 $= typ \pm 0.15 dB$ 

∆ delay

=  $typ \pm 0.5 \mu s$ 

Semiconductor Group

60

8235605 0078582 729 📟

#### 8 Electrical Characteristics

## 8.1 Absolute Maximum Ratings

Parameter	Symbol	Limit	Values	Unit	<b>Test Condition</b>
		min.	max.		
$V_{ m DD}$ referred to GNDD		- 0.3	7.0	V	
GNDA to GNDD		- 0.6	0.6	٧	
Analog input and output voltage referred to $V_{\rm DD}$ = 5 V; referred to GNDA = 0 V		- 5.3 - 0.3	0.3 5.3	V	
All digital input voltages referred to GNDD = 0 V; $(V_{DD} = 5 \text{ V})$ referred to $V_{DD} = 5 \text{ V}$ ; $(GNDD = 0 \text{ V})$		- 0.3 - 5.3	5.3 0.3	v v	
DC input and output current at any input or output pin (free from latch-up)			10	mA	
Storage temperature Ambient temperature under bias	$T_{ t STG}$ $T_{ t A}$	- 60 - 10	125 80	°C °C	
Power dissipation (package)	$P_{D}$		1	W	

Note: Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at  $T_A = 25\,^{\circ}\text{C}$  and the given supply voltage.

Semiconductor Group

# **SIEMENS**

#### 8.2 Operating Range

 $T_{\rm A}$  = 0 to 70 °C;  $V_{\rm DD}$  = 5 V ± 5 %; GNDD = 0 V; GNDA = 0 V

Parameter	Symbol	Lin	nit Va	lues	Unit	Test Condition
		min.	typ.	max.		
V <sub>DD</sub> supply current standby operating (4 channels)	$I_{ extsf{DD}}$		1.2 27	1.5 40	mA mA	
Power supply rejection of either supply/direction receive $V_{\rm DD}$ guaranteed receive $V_{\rm DD}$ target value	$P_{SRR}$	30 14 30			dB dB dB	ripple: 0 to 150 kHz, 70 mVrms measured: 300 Hz to 3.4 kHz measured: at f: 3.4 to 150 kHz
Power dissipation standby	$P_{ extsf{DS}}$		6	8	mW	
Power dissipation operating	$P_{Do1}$		75	110	mW	1 channel operating
Power dissipation operating	$P_{Do2}$		100	140	mW	2 channels operating
Power dissipation operating	$P_{Do3}$		120	175	mW	3 channels operating
Power dissipation operating	$P_{Do4}$		140	210	mW	4 channels operating

Note: In the operating range the functions given in the circuit description are fulfilled.

### 8.3 Digital Interface

 $T_{\rm A}$  = 0 to 70 °C;  $V_{\rm DD}$  = 5 V  $\pm$  5 %; GNDD = 0 V; GNDA = 0 V All input-pins, with exception of the RESET-pin, have a TTL-input characteristic.

Parameter	Symbol	Limit	t Values	Unit	Test Condition	
		min.	max.			
Low-input voltage	$V_{IL}$	- 0.3	0.8	٧		
High-input voltage	$V_{IH}$	2.0		٧		
Low-output voltage	$V_{OL}$		0.45	٧	$I_{\rm O}$ = $-5$ mA	
Low-output voltage DU-pin	$V_{OL}$		0.45	٧	$I_{\rm O}$ = - 7 mA, $R_{\rm L}$ = 1 k $\Omega$	
High-output voltage	$V_{OH}$	4.4		٧	$I_{\rm O}$ = 5 mA	
Input leakage current	$I_{IL}$		± 1	μА	$-0.3 \le V_{IN} \le V_{DE}$	

Semiconductor Group

### 8.4 Analog Interface

 $T_{\rm A}$  = 0 to 70 °C;  $V_{\rm DD}$  = 5 V  $\pm$  5 %; GNDD = 0 V; GNDA = 0 V


Parameter	Symbol		Limit Val	lues	Unit	<b>Test Condition</b>	
		min.	typ.	max.			
Analog input resistance	$R_{i}$	160	270	880	kΩ		
Analog output resistance	$R_{\circ}$			10	Ω		
Input leakage current	$I_{IL}$		± 0.1	± 1.0	μА	$0 \le V_{IN} \le V_{DD}$	
Input voltage range (AC)	$V_{IR}$			± 2.223	٧		

#### 8.5 Reset Timing

To reset the SICOFI-4 to basic setting mode, positive pulses applied to pin RS have to be higher than 2.4 V (CMOS-Schmitt-Trigger Input) and longer than 3  $\mu$ s. Signals shorter than 1  $\mu$ s will be ignored.

### 8.6 IOM®-2 Interface Timing


### 8.6.1 4 MHz Operation Mode (Mode = 1)



Semiconductor Group

•

#### 8.6.2 2 MHz Operation Mode (Mode = 0)



## 8.6.3 Switching Characteristics

Parameter	Symbol		Unit		
		min.	typ.	max.	
Period DCL 'slow' mode <sup>1)</sup>	$t_{DCL}$		1/2048 kHz		
Period DCL 'fast' mode <sup>1)</sup>	$t_{DCL}$		1/4096 kHz		
DCL Duty Cycle		40		60	%
Period FSC <sup>1)</sup>	$t_{FSC}$		125		μs
FSC setup time	t <sub>FSC_S</sub>	70	t <sub>DCLh</sub>		ns
FSC hold time	t <sub>FSC_H</sub>	40			ns
DD data in setup time	$t_{DD\_S}$	20			ns
DD data in hold time	t <sub>DD_H</sub>	50			ns
DU data out delay	$t_{\sf dDU}$		150 <sup>2)</sup>	250	ns

<sup>1)</sup> DCL = 4096 kHz:  $t_{FSC} = 512 \times t_{DCL}$ .

Semiconductor Group


64

**8235605 0078586 374 📼** 

<sup>&</sup>lt;sup>2)</sup> Depending on Pull up resistor (typical 1  $k\Omega$ ), DU and DD are "open drain"-lines.

# 8.7 IOM®-2 Command/Indication Interface Timing

## 8.7.1 4 MHz Operation Mode (Mode = 1)




Semiconductor Group

65

8235605 0078587 200 📟

### 8.7.2 2 MHz Operation Mode (Mode = 0)



# 8.7.3 Switching Characteristics


Parameter	Symbol		Unit		
		min.	typ.	max.	
Command out delay	$t_{dCout}$		150	250	ns
Command out high impedance	$t_{ m dCZ}$		150	250	ns
Command out active	$t_{\sf dCA}$		150	250	ns
Indication in setup time	t <sub>lin_s</sub>	50			ns
Indication in hold time	t <sub>lin_h</sub>	100			ns

Semiconductor Group

66

**■** 8235605 007858**8 1**47 |

### 8.8 Detector Select Timing



# 8.8.1 Switching Characteristics

Parameter	Symbol		Unit		
		min.	typ.	max.	
Detector select high time	t <sub>LGKMh</sub>		125		μs
Detector select repeat	t <sub>LGKM</sub>		114		ms
Indication in setup time	t <sub>lin_s</sub>	50			ns
Indication in hold time	t <sub>lin_h</sub>	100			ns

Semiconductor Group

<sup>67</sup> 8235605 0078589 083 **■** 

#### 9 Appendix

#### 9.1 IOM®-2 Interface Monitor Transfer Protocol


#### 9.1.1 Monitor Channel Operation

The monitor channel is used for the transfer of maintenance information between two functional blocks. Using two monitor control bits (MR and MX) per direction, the data are transferred in a complete handshake procedure. The MR and MX bits in the fourth octet (C/I channel) of the IOM-2 frame are used for the handshake procedure of the monitor channel.

The monitor channel transmission operates on a pseudo-asynchronous basis:

- Data transfer (bits) on the bus is synchronized to Frame Sync FSC.
- Data flow (bytes) are asynchronously controlled by the handshake procedure.

For example: Data is placed onto the DD-Monitor-Channel by the Monitor-transmitter of the master device (DD-MX-Bit is activated i.e. set to '0'). This data transfer will be repeated within each frame (125 µs rate) until it is acknowledged by the SICOFI-4 Monitor-receiver by setting the DU-MR-bit to '0', which is checked by the Monitor-transmitter of the master device. Thus, the data rate is not 8-kbyte/s.



Semiconductor Group

คล

🖿 8235605 0078590 8T5 🖿

#### 9.1.2 Monitor Handshake Procedure

The monitor channel works in 3 states

- idle state: A pair of inactive (set to '1') MR- and MX-bits during two or more

consecutive frames: End of Message (EOM).

- sending state: MX-bit is activated (set to '0') by the Monitor-transmitter, together

with data-bytes (can be changed) on the Monitor-channel.

- acknowledging: MR-bit is set to active (set to '0') by the Monitor-receiver, together

with a data-byte remaining in the Monitor-channel.

A start of transmission is initiated by a Monitor-transmitter in sending out an active

MX-bit together with the first byte of data (the address of the receiver) to be transmitted in the Monitor-channel.

This state remains until the addressed Monitor-Receiver acknowledges the received data by sending out an active MR-bit, which means that the data-transmission is repeated each 125 µs frame (minimum is one repetition). During this time the Monitor-transmitter evaluates the MR-bit.

Flow control, means in the form of transmission delay, can only take place when the transmitters MX and the receivers MR bit are in active state.

Since the receiver is able to receive the monitor data at least twice (in two consecutive frames), it is able to check for data errors. If two different bytes are received the receiver will wait for the receipt of two identical successive bytes (last look function).

A collision resolution mechanism (check if another device is trying to send data during the same time) is implemented in the transmitter. This is done by looking for the inactive ('1') phase of the MX-bit and making a per bit collision check on the transmitted monitor data (check if transmitted '1's are on DU/DD-line; DU/DD-line are open-drain lines).

Any abort leads to a reset of the SICOFI-4 command stack, the device is ready to receive new commands.

To obtain a maximum speed data transfer, the transmitter anticipates the falling edge of the receivers acknowledgment.


Due to the inherent programming structure, duplex operation is not possible. It is **not allowed** to send any data to the SICOFI-4, while transmission is active.

Semiconductor Group

69

**=** 8235605 0078591 731 **=** 

#### State Diagram of the SICOFI®-4 Monitor Transmitter 9.1.3



MX - bit calculated and expected on DU-line


MXR ... MX - bit sampled on DU-line

CLS ... Collision within the monitor data byte on DU-line RQT ... Request for transmission form internal source

ABT ... Abort request/indication

Semiconductor Group

#### 9.1.4 State Diagram of the SICOFI®-4 Monitor Receiver



MR ... MR - bit calculated and transmitted on DU-line MX ... MX - bit received data downstream (DD-line) LL ... Last lock of monitor byte received on DD-line

ABT ... Abort indication to internal source

Semiconductor Group

8235605 0078593 504



#### 9.1.5 Monitor Channel Data Structure

The monitor channel is used for the transfer of maintenance information between two functional blocks. By use of two monitor control bits (MR and MX) per direction, the data are transferred in a complete handshake procedure.

#### 9.1.5.1 Address Byte

Messages to and from the SICOFI-4 are started with the following Monitor byte:

Bit	7							0
	1	0	0	0	0	0	0	1

Thus providing information for two voice channels, the SICOFI-4 is one device on one IOM-2 timeslot. Monitor data for a specific voice channel is selected by the SICOFI-4 specific command (SOP or COP).

#### 9.1.5.2 Identification Command

In order to be able to unambiguously identify different devices by software, a two byte identification command is defined for analog lines IOM-2 devices.

1	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0

Each device will then respond with its specific identification code. For the SICOFI-4 this two byte identification code is:

1	0	0	0	0	0	0	0
1	0	0	0	0	0	1	0

Each byte is transferred at least twice (in two consecutive frames).

Semiconductor Group

72

8235605 0078594 440

#### 9.1.6 IOM®-2 Interface Programming Procedure

Example for a typical IOM-2 Interface programming procedure, consisting of identification request and answer, a SOP Write command with three byte following, and SOP Read to verify the programming.

Frame	Data	Down	Data Up			
	Monitor	MR/MX	Monitor	MR/MX		
1	11111111	11	11111111	11		
2	IDRQT. 1st byte	10	11111111	11		
3	IDRQT. 1st byte	10	11111111	01		
4	IDRQT. 2 <sup>nd</sup> byte	11	11111111	01		
5	IDRQT. 2 <sup>nd</sup> byte	10	11111111	11		
6	11111111	11	11111111	01		
7	11111111	11	IDANS. 1st byte	10		
8	11111111	01	IDANS. 1st byte	10		
9	11111111	01	IDANS. 2 <sup>nd</sup> byte	11		
10	11111111	11	IDANS, 2 <sup>nd</sup> byte	10		
11	11111111	01	11111111	11		
12	Address	10	11111111	11		
13	Address	10	11111111	01		
14	SOP Write	11	11111111	01		
15	SOP Write	10	11111111	11		
16	CR3	11	11111111	01		
17	CR3	10	11111111	11		
18	CR2	11	11111111	01		
19	CR2	10	11111111	11		
20	CR1	11	11111111	01		
21	CR1	10	11111111	11		
22	SOP Read	11	11111111	01		
23	SOP Read	10	11111111	11		
24	11111111	11	11111111	01		
25	11111111	11	Address	10		
26	11111111	01	Address	10		

Semiconductor Group

73

8235605 0078595 387

# **SIEMENS**

Frame	Da	ata Down	Data Up		
	Monitor	MR/MX	Monitor	MR/MX	
27	11111111	01	CR3	11	
28	11111111	11	CR3	10	
29	11111111	01	CR2	11	
30	11111111	11	CR2	10	
31	11111111	01	CR1	11	
32	11111111	11	CR1	10	
33	11111111	01	11111111	11	

IDRQT ... Identification request (80<sub>H</sub>, 00<sub>H</sub>)

1DANS ... Answer to identification request (80<sub>H</sub>, 82<sub>H</sub>)

Address... SICOFI-4 specific address byte  $(81_{\mbox{\scriptsize H}})$ 

CRx ... Data for/from configuration register x.

#### 9.2 Test Features

#### 9.3 Boundary Scan

#### 9.3.1 General

The SICOFI-4 provides fully IEEE Std. 1149.1 compatible boundary scan support consisting of a:

- complete boundary scan (digital pins)
- test access port controller (TAP)
- four dedicated pins (TCK, TMS, TDI, TDO)
- 32 bit ICODE register

All SICOFI-4 digital pins expect power supply  $V_{\rm DDD}$  and ground GNDD are included in the boundary scan. Depending on the pin functionality one, two or three boundary cells are provided.

Pin Type	Number of Boundary Scan Cells	Usage
Input	1	input
Output	2	output, enable
I/O	3	input, output, enable

When the TAP controller is in the appropriate mode, data is shifted into/out of the boundary scan via the pins TDI/TDO controlled by the clock applied to pin TCK.

The SICOFI-4 pins are included in the following sequence in the boundary scan:

Pin No.	Pin Name	Туре	
57	MODE	1	
59	TSS1		
60	TSS0	1	
61	SI3_2	I	
62	SI3_1	1	
63	SI3_0	l e	
64	SB3_1	1/0	
1	SB3_0	I/O	
2	SO3_2	0	
3	SO3_1	0	
4	SO3_0	0	

Semiconductor Group

75

🖿 8235605 0078597 15T 💳

Pin No.	Pin Name	Туре
13	SO4_0	0
14	SO4_1	0
15	SO4_2	0
16	SB4_0	1/0
17	SB4_1	1/0
18	SI4_0	1
19	SI4_1	1
20	SI4_2	I
21	LGKM1	0
22	RESET	1
24	DD	I
25	DU	O (open drain)
26	DCL	1
27	FSC	1
28	LGKM0	0
29	SI1_2	1
30	SI1_1	1
31	SI1_0	1
32	SB1_1	1/0
33	SB1_0	I/O
34	SO1_2	0
35	SO1_1	0
36	SO1_0	0
45	SO2_0	0
46	SO2_1	0
47	SO2_2	0
48	SB2_0	1/0
49	SB2_1	1/0
50	SI2_0	ı
51	SI2_1	ı
52	SI2_0	ı


Semiconductor Group

76

■ 8235605 0078598 096 ■

#### 9.3.2 The TAP-Controller

The Test Access Port (TAP) controller implements the state machine defined in the JTAG standard IEEE Std. 1149.1. Transitions on pin TMS (Test Mode Select) cause the TAP controller to perform a state change. According to the standard definition five instructions are executable:



Semiconductor Group

77

**a**235605 0078599 T22 **=** 

Code	Instruction	Function
0000	EXTEST	external testing
0001	INTEST	internal testing
0010	SAMPLE/PRELOAD	snap-shot testing
0011	ICODE	reading ID code
0100	Tap_Test 1	configuration for level metering
0101	Tap_Test 2	wait for result
1000	Tap_Test 5	serial testdata output (Level Metering Results)
0111	Tap_Test 4	switch off test
11xx	BYPASS	bypass operation

**EXTEST**: Is used to examine the board interconnections.

INTEST: Supports internal chip testing (is the default value of the instruction

register).

SAMPLE/PRELOAD: Provides a snap-shot of the pin level during normal operation, or

is used to preload the boundary scan with a test vector.

ICODE: The 32 bit identification register is serially read out via TDO. It contains a

version number (4 bit), a device code (16 bit) and the manufacture code

(11 bit). The LSB is fixed to '1'. For the SICOFI-4 the Code is:

'0010 0000 0000 0001 0101 0000 1000 0011'.

TAP TEST1: 39 bit field for selecting operation

(Level Metering Offset, Loops, Tone Generator ...).

**TAP\_TEST2**: Wait for Level Metering result ready (should be > t.b.d. mS).

**TAP TEST5:** Level Metering Data output (1 bit result of Level Metering per channel).

**TAP TEST4:** Level Metering Operation is switched off.

**BYPASS:** A bit entering TDI is shifted to TDO after one TCK clock cycle.

Semiconductor Group

### 9.3.3 Level Metering Function

The Level Metering Function is a functional selftest (available per channel), which allows self-test of the chip (digital, or digital and analogue), and also selftest of the board (including the SLIC).

An external or internally generated sine-wave signal is fed to the receive path. After switching a loop (internal or external via the SLIC) to the transmit-path the return level is measured and compared to a programmable offset value. The result of this operation (greater or smaller than offset) can be read out via the IOM-2 interface (bit LMR in configuration register CR2).


There is a single 8 bit Offset-Register available for all the 4 channels. This offset register can be accessed as XR4 with a XOP-Command (field LSEL = 100)

This register contains the 2's complement offset value for the level metering function

Bit	7							0	
	OF7	OF6	OF5	OF4	OF3	OF2	OF1	OF0	

An application note will be published, describing the usage of this feature!

Semiconductor Group



**Block Diagram** 

Semiconductor Group 80 ■ 8235605 0078602 347 ■

### 9.3.4 Programming the SICOFI®-4 Tone Generators

Two independent Tone Generators are available per channel. When one or both tonegenerators are switched on, the voice signal is switched off automatically for the selected voice channel. To make the generated signal sufficient for DTMF, a programmable bandpass-filter is included. The default frequency for both tone generators is 2000 Hz.

The QSICOS-program contains a program for generating coefficients for variable frequencies.

Byte sequences for programming both the tone generators and the bandpass-filters:

Frequency	Command	Byte 1	Byte 2	Byte 3	Byte 4
697 Hz	0C/0D 1)	0A	33	5A	2C
800 Hz	0C/0D 1)	12	D6	5A	CO
950 Hz	0C/0D 1)	1C	F0	5C	CO
1008 Hz	0C/0D 1)	1A	AE	57	70
2000 Hz	0C/0D 1)	00	80	50	09


OC is used for programming Tone Generator 1.
 D is used for programming Tone Generator 2.

The resulting signal amplitude can be set by transmitting the AR1 and AR2 filters. By switching a 'digital loop' the generated sine-wave signal can be fed to the transmit path.

Semiconductor Group

\*\* 8235605 0078603 283 **\*\*** 


### 10 Proposed Test Circuit



Semiconductor Group

82 ■ 8235605 0078604 11T ■

### 11 Package Outlines



B115-H6874-X-X-7400

Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"

SMD = Surface Mounted Device

Dimensions in mm

Semiconductor Group

83

🛮 8235605 0078605 056 📟