$\begin{array}{l} \begin{array}{l} \textit{MEMORY} \\ \tiny \text{CMOS} \end{array} \\ \textbf{2} \times \textbf{512} \text{ K} \times \textbf{16} \text{ BIT} \\ \textbf{SYNCHRONOUS DYNAMIC RAM} \end{array}$

MB81F161622C-60/-70/-80/-80L

CMOS 2-Bank \times 524,288-Word \times 16 Bit Synchronous Dynamic Random Access Memory

DESCRIPTION

The Fujitsu MB81F161622C is a CMOS Synchronous Dynamic Random Access Memory (SDRAM) containing 16,777,216 memory cells accessible in an 16-bit format. The MB81F161622C features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. The MB81F161622C SDRAM is designed to reduce the complexity of using a standard dynamic RAM (DRAM) which requires many control signal timing constraints, and may improve data bandwidth of memory as much as 5 times more than a conventional DRAM.

The MB81F161622C is ideally suited for laser printers, high resolution graphic adapters, accelerators and other applications where an extremely large memory and bandwidth are required and where a simple interface is needed.


PRODUCT LINE & FEATURES

Parameter		MB81F161622C		Reference Spec
i arameter	-60	-70	-80/-80L	(100MHz @CL=3)
CL - trcd - trp	3 - 3 - 3 clk min.			
Clock Frequency (CL = 3)	167 MHz max.	143 MHz max.	125 MHz max.	100 MHz max.
Burst Mode Cycle Time (CL = 3)	6.0 ns min.	7.0 ns min.	8.0 ns min.	10 ns min.
Access Time From Clock $(CL = 3)$	5.5 ns max.	6 ns max.	6 ns max.	6 ns max.
Operating Current	150 mA max.	130 mA max.	110 mA max.	90 mA max.
Power Down Mode Current (Icc2P)	1 mA max.	1 mA max.	1 mA max.	1 mA max.
Self Refresh Mode Current (Icc6)	1 mA max.	1 mA max.	1 mA / 400 µA max.	1 mA max.

- Single +3.3 V Supply: +0.3 V/-0.15 V tolerance (-60) ±0.3 V tolerance (-70/-80/-80L)
- LVTTL compatible I/O interface
- 4 K refresh cycles every 64 ms
- · Dual banks operation
- Burst read/write operation and burst read/single write operation capability

- Byte control by DQMU/DQML
- Programmable burst type, burst length, and CAS latency
- Auto-and Self-refresh (every 15.6 μs)
- CKE power down mode
- Output Enable and Input Data Mask
- 167 MHz/143MHz/125 MHz clock frequency

PACKAGE



Package and Ordering Information

- 50-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB81F161622C-××FN (Std. power) /-××LFN (Low power)

■ PIN ASSIGNMENTS AND DESCRIPTIONS


<nor< th=""><th></th><th>D-Pin TSOP (II) (TOP VIEW) Bend: FPT-50P-N</th><th>105></th></nor<>		D-Pin TSOP (II) (TOP VIEW) Bend: FPT-50P-N	105>
$\begin{array}{c} A_{L} C_{L} C C} C_{L} C_{L} C_{L} C_{L} C_{L} C} C_{L} C_{L} C C} C_{L} C C C} C C C C \mathsf$	$\begin{array}{c} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17 \\ 18 \\ 19 \\ 20 \\ 21 \\ 22 \\ 23 \\ 24 \\ 25 \end{array}$	50 49 48 47 46 43 42 41 40 39 38 37 36 33 33 35 34 33 32 31 30 29 28 27 26	Vss DQ15 DQ14 Vssa DQ12 Vcca DQ10 Vssa DQ10 Vssa DQ10 Vssa DQ3 DQ41 DQ10 Vssa DQ8 DQ8 DQ8 DQ9 DQ10 CLK DU DU DQMU CKE DU DU A9 A4 Vss

(Marking side)

Pin Number	Symbol	Description
1, 7, 13, 25, 38, 44	Vcc, Vccq	Supply Voltage
2, 3, 5, 6, 8, 9, 11, 12, 39, 40, 42, 43, 45, 46, 48, 49	DQ ₀ to DQ ₁₅	Data I/O • Lower Byte: DQ ₀ to DQ ₇ • Upper Byte: DQ ₈ to DQ ₁₅
4, 10, 26, 41, 47, 50	Vss, Vssq*	Ground
33, 37	DU	Don't use (leave open)
15	WE	Write Enable
16	CAS	Column Address Strobe
17	RAS	Row Address Strobe
18	CS	Chip Select
19	A11 (BA)	Bank Select
20	AP	Auto Precharge Enable
20, 21, 22, 23, 24, 27, 28, 29, 30, 31, 32	A ₀ to A ₁₀	Address • Row: A₀ to A₁₀ Input • Column: A₀ to A₂
34	CKE	Clock Enable
35	CLK	Clock Input
14, 36	DQML, DQMU	Input Mask/Output Enable

* : These pins are connected internally in the chip.

BLOCK DIAGRAM



■ FUNCTIONAL TRUTHAL TABLE (Note 1)

COMMAND TRUTH TABLE Notes 2,3,4

Function	Notes	Symbol	CI	ΚE	CS	RAS		WE	A 11	A 10	A9, A8	A7 to
T unction	Notes	Symbol	n-1	n	00	INAU	040	VVL	(BA)	(AP)	A9, A0	A
Device Deselect	*5	DESL	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х
No Operation	*5	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х	Х
Burst Stop		BST	Н	Х	L	Н	Н	L	Х	Х	Х	Х
Read	*6	READ	Н	Х	L	Н	L	Н	V	L	Х	V
Read with Auto-precharge	*6	READA	Н	Х	L	Н	L	Н	V	Н	Х	V
Write	*6	WRIT	Н	Х	L	Н	L	L	V	L	Х	V
Write with Auto-precharge	*6	WRITA	Н	Х	L	Н	L	L	V	Н	Х	V
Bank Active (RAS)	*7	ACTV	Н	Х	L	L	Н	Н	V	V	V	V
Precharge Single Bank		PRE	Н	Х	L	L	Н	L	V	L	Х	Х
Precharge All Banks		PALL	Н	Х	L	L	Н	L	Х	Н	Х	Х
Mode Register Set	*8,9	MRS	Н	Х	L	L	L	L	L	L	V	V

Notes: *1. V = Valid, L = Logic Low, H = Logic High, X = either L or H

*2. All commands assume no CSUS command on previous rising edge of clock.

*3. All commands are assumed to be valid state transitions.

*4. All inputs are latched on the rising edge of clock.

*5. NOP and DESL commands have the same effect on the part.

*6. READ, READA, WRIT, and WRITA commands should only be issued after the corresponding bank has been activated (ACTV command). Refer to STATE DIAGRAM.

- *7. ACTV command should only be asserted after corresponding bank has been precharged (PRE or PALL command).
- *8. Required after power up.
- *9. MRS command should only be issued after all banks have been precharged (PRE or PALL command). Refer to STATE DIAGRAM.

DQM TRUTH TABLE

Function	Command	CI	KE	DQML	DQMU
T unction	Command	n-1	n	DQINL	DQINO
Data Write/Output Enable for Lower Byte	ENBL L	Н	Х	L	Х
Data Write/Output Enable for Upper Byte	ENBL U	Н	Х	Х	L
Data Mask/Output Disable for Lower Byte	MASK L	Н	Х	Н	Х
Data Mask/Output Disable for Upper Byte	MASK U	Н	Х	Х	Н

CKE TRUTH TABLE

Current	Function	Notes	Symbol	CI	ΚE	CS	RAS	CAS	WE	A 11	A 10	A₀ to
State	runcuon	NOLES	Symbol	n-1	n	03	NAS	CAS	VVL	(BA)	(AP)	A ₀
Bank Active	Clock Suspend Mode Entry	y *1	CSUS	Н	L	Х	Х	Х	Х	Х	Х	Х
Any Except to Idle	Clock Suspend Continue	*1		L	L	Х	х	х	Х	х	х	х
Clock Suspend	Clock Suspend Mode Exit			L	н	Х	Х	Х	Х	х	Х	х
Idle	Auto-refresh Command	*2	REF	Н	Н	L	L	L	Н	Х	Х	Х
Idle	Self-refresh Entry	*2,*3	SELF	Н	L	L	L	L	Н	Х	Х	Х
Self-refresh	Self-refresh Exit		SELFX	L	Н	L	Н	Н	Н	Х	Х	Х
Sell-reliesh	Sell-reflesh Exit		SELFA	L	Н	Н	Х	Х	Х	Х	Х	Х
	Dower Down Entry	*3	PD	Н	L	L	Н	Н	Н	Х	Х	Х
Idle	Power Down Entry	3	PD	Н	L	Н	Х	Х	Х	Х	Х	Х
Power	Dewer Dewe Evit			L	Н	L	Н	Н	Н	Х	Х	Х
Down	Power Down Exit			L	Н	Н	Х	Х	Х	Х	Х	Х

Notes: *1. The CSUS command requires that at least one bank is active. Refer to STATE DIAGRAM. NOP or DESL commands should only be issued after CSUS and PRE (or PALL) commands asserted at same time.

*2. REF and SELF commands should only be issued after all banks have been precharged (PRE or PAL command). Refer to STATE DIAGRAM.

*3. Self and PD commands should only be issued after the last data have been appeared on DQ.

OPERATION COMMAND TABLE (Applicable to single bank)

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Idle	Н	Х	Х	Х	Х	DESL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	NOP
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
	L	L	Н	Н	BA, RA	ACTV	Bank Active after tRCD
	L	L	Н	L	BA, AP	PRE/PALL	NOP *6
	L	L	L	Н	Х	REF/SELF	Auto-refresh or Self-refresh *3
	L	L	L	L	MODE	MRS	Mode Register Set (Idle after tRSC) *3,*7
Bank Active	Н	Х	Х	Х	Х	DESL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	NOP
	L	Н	L	Н	BA, CA, AP	READ/READA	Begin Read; Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Begin Write; Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Precharge; Determine Precharge Type
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

(Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function Note	es
Read	н	х	х	х	х	DESL	NOP (Continue Burst to End \rightarrow Bank Active)	
	L	н	Н	н	х	NOP	NOP (Continue Burst to End \rightarrow Bank Active)	
	L	Н	Н	L	Х	BST	Burst Stop \rightarrow Bank Active	
	L	н	L	н	BA, CA, AP	READ/READA	Terminate Burst, New Read; Determine AP	
	L	н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, Start Write; Determine AP	*4
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge; \rightarrow Idle Determine Precharge Type	
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
Write	Н	х	х	х	х	DESL	NOP (Continue Burst to End \rightarrow Bank Active)	
	L	н	Н	н	Х	NOP	NOP (Continue Burst to End \rightarrow Bank Active)	
	L	Н	Н	L	Х	BST	Burst Stop \rightarrow Bank Active	
	L	н	L	н	BA, CA, AP	READ/READA	Terminate Burst, Start Read; Determine AP	
	L	н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, New Write; Determine AP	
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge; Determine Precharge Type	
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

(Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function	Notes
Read with Auto- precharge	н	х	х	х	х	DESL	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)	
precharge	L	н	Н	н	х	NOP	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)	
	L	Н	Н	L	Х	BST	Illegal	
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
	L	н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	Illegal	*2
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
Write with Auto- precharge	н	х	х	х	х	DESL	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)	
precharge	L	н	Н	н	х	NOP	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)	
	L	н	Н	L	Х	BST	Illegal	
	L	н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	lllegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	Illegal	*2
	L	L	L	Н	Х	REF/SELF	lllegal	
	L	L	L	L	MODE	MRS	Illegal	

(Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function N	otes	
Precharge	Н	Х	Х	Х	Х	DESL	NOP (Idle after trp)		
	L	Н	Н	Н	Х	NOP	NOP (Idle after trp)		
	L	Н	Н	L	Х	BST	Illegal		
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal	*2	
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2	
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2	
	L	L	Н	L	BA, AP	PRE/PALL	NOP (PALL may effect other bank)	*5	
	L	L	L	Н	Х	REF/SELF	Illegal		
	L	L	L	L	MODE	MRS	Illegal		
Bank	Н	Х	Х	Х	Х	DESL	NOP (Bank Active after tRCD)		
Activating	L	Н	Н	Н	Х	NOP	NOP (Bank Active after tRCD)		
	L	Н	Н	L	Х	BST	NOP (Bank Active after tRCD)		
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal	*2	
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2	
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2	
	L	L	Н	L	BA, AP	PRE/PALL	Illegal	*2	
	L	L	L	Н	Х	REF/SELF	Illegal		
	L	L	L	L	MODE	MRS	Illegal		

(Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Refreshing	Н	Х	Х	Х	Х	DESL	NOP (Idle after tRC)
	L	Н	Н	Х	Х	NOP/BST	NOP (Idle after tRC)
	L	н	L	х	Х	READ/READA/ WRIT/WRITA	Illegal
	L	L	Н	х	Х	ACTV/PRE/ PALL	Illegal
	L	L	L	х	х	REF/SELF/ MRS	Illegal
Mode	Н	Х	Х	Х	Х	DESL	NOP (Idle after trsc)
Register Setting	L	Н	Н	Н	Х	NOP	NOP (Idle after t _{RSC})
	L	Н	Н	L	Х	BST	Illegal
	L	н	L	х	х	READ/READA/ WRIT/WRITA	Illegal
	L	L	х	x	Х	ACTV/PRE/ PALL/REF/ SELF/MRS	Illegal

ABBREVIATIONS:

RA = Row Address

BA = Bank Address

CA = Column Address AP = Auto Precharge

COMMAND TRUTH TABLE FOR CKE

Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Addr	Function Notes
Self- refresh	Н	Х	Х	Х	Х	Х	х	Invalid
Terrestr	L	Н	Н	х	х	х	Х	Exit Self-refresh (Self-refresh Recovery \rightarrow Idle after t _{RC})
	L	Н	L	Н	Н	Н	Х	Exit Self-refresh (Self-refresh Recovery \rightarrow Idle after trc)
	L	Н	L	н	Н	L	Х	Illegal
	L	Н	L	н	L	Х	Х	Illegal
	L	Н	L	L	Х	Х	Х	Illegal
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-refresh)
Self- refresh	L	Х	Х	Х	Х	Х	Х	Invalid
Recovery	Н	Н	Н	Х	Х	Х	Х	Idle after trc
	Н	Н	L	н	Н	Н	Х	Idle after trc
	Н	Н	L	н	Н	L	Х	Illegal
	Н	Н	L	н	L	Х	Х	Illegal
	Н	Н	L	L	Х	Х	х	Illegal
	Н	Н	Х	Х	Х	Х	Х	Illegal
	Н	L	Х	Х	Х	Х	Х	Illegal

(Continued)

Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Addr	Function Notes
Power Down	Н	Х	Х	Х	Х	Х	Х	Invalid
Down	L	Н	Н	Х	Х	Х	Х	Exit Power Down Mode \rightarrow Idle
	L	Н	L	Н	Н	Н	х	Exit Power Down Mode \rightarrow Idle
	L	L	Х	Х	Х	Х	х	NOP (Maintain Power Down Mode)
	L	Н	L	L	Х	Х	х	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
Both Banks	Н	Н	Н	Х	Х	Х	MODE	Refer to the Operation Command Table
Idle	Н	Н	L	Н	Х	Х	MODE	Refer to the Operation Command Table
	Н	Н	L	L	Н	Х	MODE	Refer to the Operation Command Table
	Н	Н	L	L	L	Н	Х	Auto-refresh
	Н	Н	L	L	L	L	MODE	Refer to the Operation Command Table
	Н	L	Н	Х	Х	Х	Х	Power Down
	Н	L	L	Н	Н	Н	Х	Power Down
	Н	L	L	Н	Н	L	Х	Illegal
	Н	L	L	Н	L	Х	Х	Illegal
	Н	L	L	L	Н	Х	х	Illegal
	Н	L	L	L	L	Н	х	Self-refresh
	Н	L	L	L	L	L	х	Illegal
	L	Х	Х	Х	Х	Х	х	Invalid

(Continued)

Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Addr	Function Notes
Bank Active Bank	e H H X X X X X Refer to the Operation			Refer to the Operation Command Table				
Activating Read/Write	Activating H L X X X		Х	Х	Begin Clock Suspend Next Cycle			
	L	Х	Х	Х	Х	Х	Х	Invalid
Clock Suspend	н	Х	Х	Х	Х	Х	Х	Invalid
Suspend	L	н	Х	Х	Х	Х	Х	Exit Clock Suspend Next Cycle
	L	L	Х	Х	Х	Х	Х	Maintain Clock Suspend
Any State Other Than	Н	Н	Х	Х	Х	Х	Х	Refer to the Operation Command Table
Listed Above	Н	L	Х	Х	Х	Х	х	Illegal
	L	Х	Х	Х	Х	Х	х	Invalid

Notes: *1. All entries assume the CKE was High during the proceeding clock cycle and the current clock cycle. Illegal means don't used command. If used, power up sequence be asserted after power shut down.

- *2. Illegal to bank in specified state; entry may be legal in the bank specified by BA, depending on the state of that bank.
- *3. Illegal if any bank is not idle.
- *4. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- *5. NOP to bank precharging or in idle state. May precharge bank specified by BA (and AP).
- *6. SELF command should only be issued after the last read data have been appeared on DQ.
- *7. MRS command should only be issued on condition that all DQ are in Hi-Z.

■ FUNCTIONAL DESCRIPTION

SDRAM BASIC FUNCTION

Three major differences between this SDRAM and conventional DRAMs are: synchronized operation, burst mode, and mode register.

The **synchronized operation** is the fundamental difference. An SDRAM uses a clock input for the synchronization, where the DRAM is basically asynchronous memory although it has been using two clocks, RAS and CAS. Each operation of DRAM is determined by their timing phase differences while each operation of SDRAM is determined by commands and all operations are referenced to a positive clock edge. Fig.2 shows the basic timing diagram differences between SDRAMs and DRAMs.

The **burst mode** is a very high speed access mode utilizing an internal column address generator. Once a column addresses for the first access is set, following addresses are automatically generated by the internal column address counter.

The **mode register** is to justify the SDRAM operation and function into desired system conditions. MODE REGISTER TABLE shows how SDRAM can be configured for system requirement by mode register programming.

CLOCK (CLK) AND CLOCK ENABLE (CKE)

All input and output signals of SDRAM use register type buffers. A CLK is used as a trigger for the register and internal burst counter increment. All inputs are latched by a positive edge of CLK. All outputs are validated by the CLK. CKE is a high active clock enable signal. When CKE = Low is latched at a clock input during active cycle, the next clock will be internally masked. During idle state (all banks have been precharged), the Power Down mode(standby) is entered with CKE = Low and this will make extremely low standby current.

CHIP SELECT (CS)

 \overline{CS} enables all commands inputs, \overline{RAS} , \overline{CAS} , and \overline{WE} , and address input. When \overline{CS} is High, command signals are negated but internal operation such as burst cycle will not be suspended. If such a control isn't needed, \overline{CS} can be tied to ground level.

COMMAND INPUTS (RAS, CAS AND WE)

Unlike a conventional DRAM, \overline{RAS} , \overline{CAS} , and \overline{WE} do not directly imply SDRAM operation, such as Row address strobe by \overline{RAS} . Instead, each combination of \overline{RAS} , \overline{CAS} , and \overline{WE} input in conjunction with \overline{CS} input at a rising edge of the CLK determines SDRAM operation. Refer to FUNCTIONAL TRUTH TABLE in page 5.

ADDRESS INPUTS (A₀ to A₁₀)

Address input selects an arbitrary location of a total of 524,288 words of each memory cell matrix. A total of 19 address input signals are required to decode such a matrix. SDRAM adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), 11 Row addresses are initially latched and the remainder of 8 Column addresses are then latched by a Column address strobe command of either a Read command (READ or READA) or Write command (WRIT or WRITA).

BANK SELECT (A11)

This SDRAM has two banks and each bank is organized as 512 K words by 16-bit. Bank selection by A11 occurs at Bank Active command (ACTV) followed by read (READ or READA), write (WRIT or WRITA), and precharge command (PRE).

DATA INPUTS AND OUTPUTS (DQ₀ to DQ₁₅)

Input data is latched and written into the memory at the clock following the write command input. Data output is obtained by the following conditions followed by a read command input:

- tRAC: from the bank active command when tRCD (min) is satisfied. (This parameter is reference only.)
- tcac: from the read command when t_{RCD} is greater than t_{RCD} (min).(This parameter is reference only.)
- \textbf{t}_{AC} : from the clock edge after t_{RAC} and $t_{CAC}.$

The polarity of the output data is identical to that of the input. Data is valid between access time (determined by the three conditions above) and the next positive clock edge (toH).

DATA I/O MASK (DQML/DQMU)

DQML and DQMU are active high enable inputs and have an output disable and input mask function. During burst cycle and when DQML/DQMU = High is latched by a clock, input is masked at the same clock and output will be masked at the second clock later while internal burst counter will increment by one or will go to the next stage depending on burst type.

DQML controls lower byte (DQ₀ to DQ₇) and DQMU controls upper byte (DQ₈ to DQ₁₅).

BURST MODE OPERATION AND BURST TYPE

The burst mode provides faster memory access. The burst mode is implemented by keeping the same Row address and by automatic strobing column address. Access time and cycle time of Burst mode is specified as tac and tck, respectively. The internal column address counter operation is determined by a mode register which defines burst type and burst count length of 1,2,4 or 8 bits of boundary. In order to terminate or to move from the current burst mode to the next stage while the remaining burst count is more than 1, the following combinations will be required:

Current Stage	Next Stage	Method (Assert the following command)						
Burst Read	Burst Read	Read Comma	nd					
Burst Read	Burst Write	1st Step	Mask Command (Normally 3 clock cycles)					
burst Read	Burst White	2nd Step	Write Command after Iowd					
Burst Write	Burst Write	Write Command						
Burst Write	Burst Read	Read Command						
Burst Read	Precharge	Precharge Command						
Burst Write	Precharge	Precharge Command						

The burst type can be selected either sequential or interleave mode if burst length is 2,4 or 8. The sequential mode is an incremental decoding scheme within a boundary address to be determined by count length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address(=0). The interleave mode is a scrambled decoding scheme for A_0 and A_2 . If the first access of column address is even (0), the next address will be odd (1), or vice-versa.

(Continued)

When the full burst operation is executed at single write mode, Auto-precharge command is valid only at write operation.

The burst type can be selected either sequential or interleave mode. But only the sequential mode is usable to the full column burst. The sequential mode is an incremental decoding scheme within a boundary address to be determined by burst length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address(=0).

Burst Length	Stating Column Address A ₂ A ₁ A ₀	Sequential Mode	Interleave
2	X X 0	0 - 1	0 - 1
2	X X 1	1 - 0	1 - 0
	X 0 0	0 - 1 - 2 - 3	0 - 1 - 2 - 3
4	X 0 1	1 - 2 - 3 - 0	1 - 0 - 3 - 2
4	X 1 0	2 - 3 - 0 - 1	2 - 3 - 0 - 1
	X 1 1	3 - 0 - 1 - 2	3 - 2 - 1 - 0
	0 0 0	0 - 1 - 2 - 3 - 4 - 5 - 6 - 7	0 - 1 - 2 - 3 - 4 - 5 - 6 - 7
	0 0 1	1 - 2 - 3 - 4 - 5 - 6 - 7 - 0	1 - 0 - 3 - 2 - 5 - 4 - 7 - 6
	0 1 0	2 - 3 - 4 - 5 - 6 - 7 - 0 - 1	2 - 3 - 0 - 1 - 6 - 7 - 4 - 5
8	0 1 1	3 - 4 - 5 - 6 - 7 - 0 - 1 - 2	3 - 2 - 1 - 0 - 7 - 6 - 5 - 4
0	1 0 0	4 - 5 - 6 - 7 - 0 - 1 - 2 - 3	4 - 5 - 6 - 7 - 0 - 1 - 2 - 3
	1 0 1	5 - 6 - 7 - 0 - 1 - 2 - 3 - 4	5 - 4 - 7 - 6 - 1 - 0 - 3 - 2
	1 1 0	6 - 7 - 0 - 1 - 2 - 3 - 4 - 5	6 - 7 - 4 - 5 - 2 - 3 - 0 - 1
	1 1 1	7 - 0 - 1 - 2 - 3 - 4 - 5 - 6	7 - 6 - 5 - 4 - 3 - 2 - 1 - 0

FULL COLUMN BURST AND BURST STOP COMMAND (BST)

The full column burst is an option of burst length and available only at sequential mode of burst type. This full column burst mode is repeatedly access to the same column. If burst mode reaches end of column address, then it wraps round to first column address (=0) and continues to count until interrupted by the news Read (READ) /Write (WRIT), Precharge (PRE), or Burst Stop (BST) command. The selection of Auto-precharge option is illegal during the full column burst operation except write command at BURST READ & SINGLE WRITE mode.

The BST command is applicable to terminated burst operation. If the BST command is asserted burst mode, its operation is terminated immediately and the internal state moves to Bank Active.

When read mode is interrupted by BST command, the output will be in High-Z.

For the detail rule, please refer to TIMING DIAGRAM-8.

When write mode is interrupted by BST command, the data to be applied at the same time with BST command will be ignored.

BURST READ & SINGLE WRITE

The burst read and single write mode provides single word write operation regardless of its burst length. In this mode, burst read operation does not affected by this mode.

PRECHARGE AND PRECHARGE OPTION (PRE, PALL)

SDRAM memory core is the same as conventional DRAMs', requiring precharge and refresh operations. Precharge rewrites the bit line and to reset the internal Row address line and is executed by the Precharge command (PRE). With the Precharge command, SDRAM will automatically be in standby state after precharge time (trap).

The precharged bank is selected by combination of AP and A₁₁ when Precharge command is asserted. If AP = High, both banks are precharged regardless of A₁₁ (PALL). If AP = Low, a bank to be selected by A₁₁ is precharged (PRE). The Auto-precharge enters precharge mode at the end of burst mode of read or write without Precharge command assertion. This Auto-precharge is entered by AP = High when a read or write command is asserted. Refer to FUNCTION TRUTH TABLE.

AUTO-REFRESH (REF)

Auto-refresh uses the internal refresh address counter. The SDRAM Auto-refresh command (REF) generates Precharge command internally. All banks of SDRAM should be precharged prior to the Auto-refresh command. The Auto-refresh command should also be asserted every 15.6 μ s or a total 4096 refresh commands within a 64 ms period.

SELF-REFRESH ENTRY (SELF)

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh function until cancelled by SELFX.

The Self-refresh is entered by applying an Auto-refresh command in conjunction with CKE = Low (SELF). Once SDRAM enters the self-refresh mode, all inputs except for CKE will be "don't care" (either logic high or low level state) and outputs will be in a High-Z state. During a Self-refresh mode, CKE = Low should be maintained. SELF command should only be issued after last read data has been appeared on DQ.

Note: When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted prior to the self-refresh mode entry.

SELF-REFRESH EXIT (SELFX)

To exit Self-Refresh mode, apply minimum t_{CKSP} after CKE brought high, and then the NOP command (NOP) or the Deselect command (DESL) should be asserted within minimum t_{RC}. Refer to Timing Diagram for the detail.

It is recommended to assert an Auto-refresh command just after the tRC period to avoid the violation of refresh period.

Note: When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted after the self-refresh exit.

MODE REGISTER SET (MRS)

The mode register of SDRAM provides a variety of different operations. The register consists of four operation fields; Burst Length, Burst Type, CAS latency, and Operation Code. Refer to MODE REGISTER TABLE in page 33.

The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command (or part loses power). MRS command should only be issued on condition that all DQ is in Hi-Z.

The condition of the mode register is undefined after the power-up stage. It is required to set each field after initialization of SDRAM. Refer to POWER-UP INITIALIZATION below.


POWER-UP INITIALIZATION


The SDRAM internal condition after power-up will be undefined. It is required to follow the following Power On Sequence to execute read or write operation.

- Apply power and start clock. Attempt to maintain either NOP or DESL command at the input.
 Maintain stable power, stable clock, and NOP condition for a minimum of 200 μs.
 Precharge all banks by Precharge (PRE) or Precharge All command (PALL).
 Assert minimum of 2 Auto-refresh command(REF).

- 5. Program the mode register by Mode Register Set command(MRS).

In addition, it is recommended DQML/DQMU and CKE to track Vcc to insure that output is High-Z state. The Mode Register Set command (MRS) can be set before 2 Auto-refresh command (REF).





MINIMUM CLOCK LATENCY OR DELAY TIME FOR 1 BANK OPERATION

Second										
command (same bank) First command	MRS	ACTV	READ	READA	WRIT	WRITA	PRE	PALL	REF	SELF
MRS	trsc	trsc					t RSC	t RSC	trsc	trsc
ACTV			trcd	*4 t RCD	trcd	*4 t RCD	tras	tras		
READ			1	1	*1 1	*1 1	1	1		
READA	*2 BL + t _{RP}	*2 BL + t _{RP}							*2 BL + t _{RP}	*2 BL + t _{RP}
WRIT			twr	twr	1	1	t dpl	t dpl		
WRITA	t dal	t dal							t dal	t dal
PRE	*3 trp	*3 trp					t RP	t RP	*3 trp	*3 trp
PALL	*3 t RP	*3 t RP					trp	trp	*3 t _{RP}	*3 trp
REF	trc	trc					trc	trc	trc	trc
SELFX	t RC	t RC							trc	trc

Notes: *1. Assume no I/O conflict.

*2. If $t_{RP} \leq t_{CK}$, minimum latency is a sum of BL + CL.

*3. Assume Output is in High-Z state.

*4. Assume tras is satisfied.



Illegal Command

Second command (opposite bank) First command	MRS	ACTV	READ	READA	WRIT	WRITA	PRE	PALL	REF	SELF
MRS	t RSC	trsc					trsc	trsc	t RSC	trsc
ACTV		*1 t rrd	*2 1	*2 1	*2 1	*2 1	*7 1	tras		
READ		*1 1	*2 1	*2 1	*2 *3 1	*2 *3 1	*7 1	*8 1		
READA *9	*1 *4 BL + t _{RP}	*1 1	1	1	1	1	1		*1 *4 BL + t _{RP}	*1 *4 BL + t _{RP}
WRIT		*1 1	*2 1	*2 1	*2 1	*2 1	*7 1	*8 1		
WRITA	*1 *4 BL + t _{RP}	*1 1	1	1	1	1	1		*1 BL + 1 + t _{RP}	*1 BL + 1 + t _{RP}
PRE	*1 t RP	*1 1	*2 1	*2 1	*2 1	*2 1	1	tras	*1 t RP	*1 t RP
PALL	t RP	*1 t RP					1	1	*1 *6 t RP	*1 *6 t RP
REF	trc	trc					trc	trc	trc	trc
SELFX	trc	t RC							trc	t RC

Notes: *1. Assume opposite bank is in idle state.


- *2. Assume opposite bank is in active state.
- *3. Assume no I/O conflict.
- *4. If $t_{RP} \leq t_{CK}$, minimum latency is a sum of BL + CL.
- *5. Assume PALL command dose not affect any operation on opposite bank.
- *6. Assume Output is in High-Z state.
- *7. Assume tRAS of opposite bank is satisfied.
- *8. Assume t_{RAS}(ACTV to PALL) is satisfied.
- *9. If opposite bank should be interrupted, tRAS of own bank is satisfied..



Illegal Command

■ MODE REGISTER TABLE

MODE REGISTER SET



Notes: 1. When $A_9 = 1$, burst length at Write is always one regardless of BL value.

2. BL = 1 and Full Column are not applicable to the interleave mode.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Short Circuit Output Current	Ιουτ	-50 to +50	mA
Power Dissipation	PD	1.3	W
Storage Temperature	Тѕтс	-55 to +125	٥C


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit
	-60	Vcc, Vccq	3.15	3.3	3.6	V
Supply Voltage	-70/-80-/80L	Vcc, Vccq	3.0	3.3	3.6	V
		Vss, Vssq	0	0	0	V
Input High Voltage	*1	Vін	2.0	—	Vcc + 0.5	V
Input Low Voltage	*2	VIL	-0.5	_	0.8	V
Ambient Temperature		TA	0	_	70	°C

Notes:



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within these recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ CAPACITANCE

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input Capacitance, Except for CLK	CIN1	2.5	—	5	pF
Input Capacitance for CLK	CIN2	2.5	—	4	pF
I/O Capacitance	Ci/o	4.0	—	6.5	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2

D	a romotor	Symbol	Conditions	Value		Unit	
Pa	arameter	Symbol	Conditions	Min.	Max.	Unit	
Output High Voltage	e	VOH(DC)	Iон = –2 mA	2.4	—	V	
Output Low Voltage)	VOL(DC)	IoL = 2 mA		0.4	V	
Input Leakage Curr	ent (Any Input)	lu	test = 0 V		5	μA	
Output Leakage Cu	irrent	ILO	$0 V \le V_{IN} \le V_{CC};$ Data out disabled	-5	5	μA	
	MB81F161622C-60		Burst: Length = 4,		150		
	MB81F161622C-70	-	tRc = min for BL = 4, tck = min,		0.4 5 5	_	
Operating Current	MB81F161622C-80/-80L	-	One bank active,		110	_	
(Average Power Supply Current)	Reference Spec (100MHz @CL=3)	- Icc1s	Outputs open, Addresses changed up to 3-times during $t_{RC}(min)$, $0 V \le V_{IN} \le V_{CC}$ V_{CCQ} current is included.	_	Max. 0.4 5 5 150 130 110 90 1 1 400 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20	– mA	
		Ісс2р	$\begin{array}{l} CKE = V_{IL},\\ AII \text{ banks idle},\\ tc \kappa = min,\\ Power down mode,\\ 0 \ V \leq V_{IN} \leq V_{CC} \end{array}$	_	1	mA	
	MB81F161622C -60/-70/-80		CKE = V⊾, All banks idle,	_	1	mA	
	MB81F161622C-80L	- Icc2ps	$\begin{array}{l} CLK = H \text{ or } L, \\ Power down mode, \\ 0 \ V \leq V_{IN} \leq V_{CC} \end{array}$	_		μA	
Precharge	MB81F161622C-60		CKE = VIH,		20		
Standby Current (Power Supply	MB81F161622C-70	-	All banks idle, tск = min,		20	-	
Current)	MB81F161622C-80/-80L	-	NOP commands only,		20		
	Index ProcessionIcc2NInput signals (except to CMD) are changed one times during 3 clock cycles, $0 V \le V_{IN} \le V_{CC}$	_	15	mA			
		Icc2NS	$\begin{array}{l} CKE = V_{IH},\\ All \text{ banks idle},\\ CLK = H \text{ or }L,\\ Input signals are stable,\\ 0 \ V \leq V_{IN} \leq V_{CC} \end{array}$	_	2		

Da	arameter	Symbol	Conditions	Value		Unit
Fa	ardineter	Symbol	Conditions	Min.	Max.	Unit
Active Standby Current		Іссзр	$\begin{array}{l} CKE = V_{IL},\\ Any \text{ bank active,}\\ tck = min,\\ 0 \ V \leq V_{IN} \leq V_{CC} \end{array}$	_	1	mA
(Power Supply Current)	MB81F161622C -60/-70/-80	ссзря	CKE = V⊫, Any bank active,	_	1	mA
	MB81F161622C-80L	100313	$\begin{array}{l} CLK = H \text{ or } L, \\ 0 \ V \leq V_{IN} \leq V_{CC} \end{array}$	—	Max. 1	μΑ
	MB81F161622C-60		CKE = VIH,	_	400 35 30 30 20 2 185 160	mA
	MB81F161622C-70		Any bank active, tcκ = min,	_	30	mA
	MB81F161622C-80/-80L	laan	NOP commands only,	—	30	mA
Active Standby Current (Power Supply Current)	Reference Spec (100MHz @CL=3)	- Іссзи	Input signals (except to CMD) are changed one times during 3 clock cycles, $0 V \le V_{IN} \le V_{CC}$	_	1 1 400 35 30 30 20 20 2 185 160 145 120 80 70 60 55 1	mA
		Іссзия	$\begin{array}{l} CKE=V_{IH,}\\ Any \text{ bank active,}\\ CLK=H \text{ or }L,\\ 0 \ V \leq V_{IN} \leq V_{CC} \end{array}$	_	2	mA
	MB81F161622C-60		$t_{CK} = min,$		185	
Burst mode Current	MB81F161622C-70		Burst Length = 4, Outputs open,		1 400 35 30 30 20 2 2 185 160 145 120 80 70 60 55 1	
(Average Power	MB81F161622C-80/-80L	Icc4	Multiple-banks active, Gapless data,	—		mA
Supply Current)	Reference Spec (100MHz @CL=3)	-	$0 V \le V_{IN} \le V_{CC}$ V _{CCQ} current is included.		120	
	MB81F161622C-60				80	
Refresh Current #1	MB81F161622C-70		Auto-refresh; tск = min,		70	
(Average Power Supply Current)	MB81F161622C-80/-80L	ICC5	$t_{RC} = min,$	—	60	mA
	Reference Spec (100MHz @CL=3)		$0 V \le V$ IN $\le V$ CC		Max. 1 1 400 35 30 20 2 185 160 145 120 80 70 60 555 1	
Refresh Current #2 (Average Power	MB81F161622C -60/-70/-80		Self-refresh; tcκ = min,	_	1	mA
Supply Current)	MB81F161622C-80L		$\begin{array}{l} CKE \leq 0.2 \ V, \\ 0 \ V \leq V_{IN} \leq V_{CC} \end{array}$	_	1 1 400 35 30 30 20 2 185 160 145 120 80 70 60 55 1	μA

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 2, 3, 4

Paramet	er Notes	Sym			MB81F161622C -70		MB81F161622C -80/-80L		Reference Spec (100MHz@CL=3)		Unit
		bol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Clock Period	CAS Latency = 2	tcк2	—	_	10.5	_	12	_	15		ns
Clock Period	CAS Latency = 3	t скз	6.0	—	7.0		8		10	_	ns
Clock High Tim	ie *5	tсн	2.5	—	2.5	_	3		3		ns
Clock Low Tim	e *5	tc∟	2.5	—	2.5	_	3		3		ns
Input Setup Tin	ne *5	t sı	2	—	2		2.5		2.5		ns
Input Hold Time	e *5	tнı	1	—	1		1		1		ns
Access Time	CAS Latency = 2	t _{AC2}	_	—		7	_	7	—	7	ns
from Clock (tcĸ=min) *5,6,7	CAS Latency = 3	tасз		5.5		6		6		6	ns
Output in Low-	Z *5	tlz	0	—	0	_	0	—	0		ns
Output in	CAS Latency = 2	tHZ2	_	_	2	7	2	7	2	7	ns
High-Z *5,8	CAS Latency = 3	t HZ3	2	5.5	2	6	2	6	2	6	ns
Output Hold	CAS Latency = 2		_	_	2		2		2		ns
Time *5	CAS Latency = 3	tон	2	—	2	_	2	—	2		ns
Time between Auto-refresh command Interval		t REFI	_	15.6		15.6	_	15.6	_	15.6	μs
Transition Time		t⊤	0.5	10	0.5	10	0.5	10	0.5	10	ns
CKE Setup time for Power Down Exit *5		t CKSP	3		3		3		3	—	ns

BASE VALUES FOR CLOCK COUNT/LATENCY

Parameter	Notes	Symbol	MB81F161622C -60		MB81F161622C -70		MB81F161622C -80/-80L		Reference Spec (100MHz@CL=3)		Unit
	Notes		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
RAS Cycle Time	e *9	t RC	54.0	_	63.0	—	72	—	80		ns
RAS Precharge	Time	t RP	18.0	_	21.0	—	24	—	30	—	ns
RAS Active Tim	е	t ras	36	100000	42	100000	48	100000	50	100000	ns
RAS to CAS Delay Time *10		t RCD	18.0		21.0	—	24	—	30	—	ns
Write Recovery Time		twr	6.0		7.0	—	8	_	10	_	ns
Data-in to Precharge Lead Time		t dpl	6.0	_	7.0		8		10		ns
Data-in to Active/Refresh Command Period	CAS Latency = 2	tdal2	_		1cyc+t _{RP}		1cyc+t _{RP}		1cyc+t _{RP}	_	ns
	CAS Latency = 3	t dal3	2cyc+t _{RP}	_	2cyc+t _{RP}	_	2cyc+t _{RP}	_	2cyc+t _{RP}	_	ns
Mode Register Set Cycle Time		t RSC	12		14	_	16	_	20	_	ns
RAS to RAS Bank Active Delay Time		t rrd	12	_	14		16		20		ns

CLOCK COUNT FORMULA Note10

 $Clock \ge \frac{Base Value}{Clock Period}$ (Round off a whole number)


LATENCY-FIXED VALUES


(The latency values on these parameters are fixed regardless of clock period.)


· · ·				-		-	
Parameter	Notes	Sym- bol	MB81F161622C -60	MB81F161622C -70	MB81F161622C -80/-80L	Reference Spec (100MHz@CL=3)	Unit
CKE to Clock Disab	le	Іске	1	1	1	1	cycle
DQM to Output in H	igh-Z	Idqz	2	2	2	2	cycle
DQM to Input Data	Delay	Idqd	0	0	0	0	cycle
Last Output to Write Command Delay)	Iowd	2	2	2	2	cycle
Write Command to Data Delay	Input	DWD	0	0	0	0	cycle
Precharge to	CL = 2	IROH2	—	2	2	2	cycle
Output in High-Z Delay	CL = 3	Ігонз	3	3	3	3	cycle
Burst Stop	CL = 2	IBSH2	—	2	2	2	cycle
Command to Output in High-Z Delay	CL = 3	Івѕнз	3	3	3	3	cycle
CAS to CAS Delay (min)		Ісср	1	1	1	1	cycle
CAS Bank Delay (m	iin)	Ісвр	1	1	1	1	cycle


Notes: *1. Icc depends on the output termination or load conditions, clock cycle rate, and signal clocking rate; the specified values are obtained with the output open and no termination register.


- *2. An initial pause (DESL or NOP) of 200 μs is required after power-up followed by a minimum of 2 Auto-refresh cycles.
- *3. AC characteristics assume $t_T = 1$ ns and 30 pF of capacitive load.
- *4. 1.4 V is the reference level for measuring timing of input signals. Transition times are measured between V_{IH} (min) and V_{IL} (max).
- *5. If input signal transition time (t^T) is longer than 1 ns; [(t^T/2) 0.5] ns should be added to t_{AC} (max), t_{HZ} (max), and t_{CKSP} (min) spec values, [(t_T/2) 0.5] ns should be subtracted from t_{LZ} (min), t_{HZ} (min), and t_{OH} (min) spec values, and (t_T 1.0) ns should be added to t_{CH} (min), t_{CL} (min), t_{SI} (min), and t_{HI} (min) spec values.
- *6. Assumes tRCD is satisfied.
- *7. tac also specifies the access time at burst mode.
- *8. Specified where output buffer is no longer driven.
- *9. Actual clock count of trc (Irc) will be sum of clock count of tras (Iras) and trp (Irp).
- *10. Operation within the tRCD (min) ensures that access time is determined by tRCD(min) + tAC(max); if tRCD is greater than the specified tRCD (min), access time is determined by tAC.
- *11. All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by a simple formula: clock count equals base value divided by clock period (round off to a whole number).































































- *3. Either NOP or DESL command can be used during tRc period.
- *4. CKE should be held High within trc(min) period after tcksp




PACKAGE DIMENSION









FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9908 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inhereut chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.