



**PLESSEY**  
Semiconductors

## SP1650 (HIGH Z) SP1651 (LOW Z) DUAL A/D COMPARATOR




Fig. 1 Logic diagram

### FEATURES

- P<sub>D</sub> = 330mW typ/pkg (No load)
- t<sub>pd</sub> = 3.5ns typ. (SP1650)  
= 3.0ns typ. (SP1651)
- Input Slew Rate = 350 V/μs (SP1650)  
= 500 V/μs (SP1651)
- Differential Input Voltage:  
- 5.0V to +5.0V (-30°C to +85°C)
- Common Mode Range:  
- 3.0V to +2.5V (-30°C to +85°C) (SP1650)  
- 2.5V to +3.0V (-30°C to +85°C) (SP1651)
- Resolution: ≤ 20mV (-30°C to +85°C)
- Drives 50Ω lines

The SP1650 and the SP1651 are very high speed comparators utilizing differential amplifier inputs to sense analog signals above or below a reference level. An output latch provides a unique sample-hold feature. The SP1650 provides high impedance Darlington inputs, while the SP1651 is a lower impedance option, with higher input slew rate and higher speed capability.

Complementary outputs permit maximum utility for applications in high speed test equipment, frequency measurement, sample and hold, peak voltage detection, transmitters, receivers, memory translation, sense amplifiers and more.

The clock inputs ( $\bar{C}_A$  and  $\bar{C}_B$ ) operate from ECL III or ECL 10,000 digital levels. When  $\bar{C}_A$  is at a logic high level,  $Q_A$  will be at a logic high level provided that  $V_1 > V_2$  ( $V_1$  is more positive than  $V_2$ ).  $\bar{Q}_A$  is the logic complement of  $Q_A$ . When the clock input goes to a low logic level, the outputs are latched in their present state.

Assessment of the performance differences between the SP1650 and the SP1651 may be based upon the relative behaviour shown in Figs. 5 and 8.

### TRUTH TABLE

$\bar{C}$	$V_1, V_2$	$Q_{n+1}$	$\bar{Q}_{n+1}$
H	$V_1 > V_2$	H	L
H	$V_1 < V_2$	L	H
L	ϕ	$Q_n$	$\bar{Q}_n$

ϕ = Don't Care




Fig. 2 Circuit diagram

## ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Test procedures are shown for selected inputs and selected outputs. The other inputs and outputs are tested in a similar manner. Outputs are tested with a 50-ohm resistor to -2.0 Vdc.

32

Characteristic	Symbol	SP1650/SP1651 Test Limits (1)						TEST VOLTAGE APPLIED TO PINS LISTED BELOW												
		Pin Under Test	-30°C	+25°C	+85°C	Min	Max	Min	Max	Unit	V <sub>H</sub> Max	V <sub>L</sub> min	V <sub>H</sub> Min	V <sub>L</sub> Max	V <sub>A1</sub>	V <sub>A2</sub>	V <sub>A3</sub>	V <sub>A4</sub>	V <sub>A5</sub>	V <sub>A6</sub>
Power Supply Drain Current Positive	I <sub>CC</sub>	-	'10	-	-	25+	-	-	-	mA/dc	4.13	-	-	6.12	-	-	-	-	-	-
Power Supply Drain Current Negative	I <sub>E</sub>	-	8	-	-	55+	-	-	-	mA/dc	4.13	-	-	6.12	-	-	-	-	-	-
Input Current	I <sub>in</sub>	SP1650	6	-	-	10	-	-	-	μA/dc	4	13	-	12	-	6	-	-	-	-
Input Leakage Current	I <sub>RL</sub>	SP1651	6	-	-	40	-	-	-	μA/dc	4	13	-	12	-	6	-	-	-	-
Input Clock Current	I <sub>inH</sub>	SP1650	6	-	-	7	-	-	-	μA/dc	4	13	-	12	-	6	-	-	-	-
Input Clock Current	I <sub>inL</sub>	SP1651	4	-	-	10	-	-	-	μA/dc	4	13	-	12	-	6	-	-	-	-
Logic "1" Output Voltage	V <sub>OH</sub>	SP1650	2	-	-	0.45	0.875	-0.960	-0.810	-0.890	-0.700	V <sub>dc</sub>	4.13	-	-	-	-	-	-	-
Logic "1" Output Voltage	V <sub>OH</sub>	SP1651	2	-	-	0.5	-	-	-	μA/dc	4	13	-	6.12	-	-	-	-	-	-
Logic "0" Output Voltage	V <sub>OL</sub>	SP1650	2	-	-	1.890	-1.650	-1.850	-1.620	-1.830	-1.575	V <sub>dc</sub>	4.13	-	-	-	-	-	-	-
Logic "0" Output Voltage	V <sub>OL</sub>	SP1651	2	-	-	1.890	-1.650	-1.850	-1.620	-1.830	-1.575	V <sub>dc</sub>	4.13	-	-	-	-	-	-	-
Logic "1" Threshold Voltage	V <sub>OHA</sub>	SP1650	2	-	-	1.065	-	-0.960	-	V <sub>dc</sub>	-0.910	-	13	4	-	6	-	-	-	
Logic "1" Threshold Voltage	V <sub>OHA</sub>	SP1651	2	-	-	1.065	-	-0.960	-	V <sub>dc</sub>	-0.910	-	13	4	-	6	-	-	-	
Logic "0" Threshold Voltage	V <sub>OLA</sub>	SP1650	3	-	-	1.630	-	-1.600	-	V <sub>dc</sub>	1.555	-	13	4	-	6	-	-	-	
Logic "0" Threshold Voltage	V <sub>OLA</sub>	SP1651	3	-	-	1.630	-	-1.600	-	V <sub>dc</sub>	1.555	-	13	4	-	6	-	-	-	
Logic "1" Threshold Voltage	V <sub>OHA</sub>	SP1650	2	-	-	1.065	-	-0.960	-	V <sub>dc</sub>	-0.910	-	13	4	-	6	-	-	-	
Logic "0" Threshold Voltage	V <sub>OLA</sub>	SP1651	2	-	-	1.065	-	-0.960	-	V <sub>dc</sub>	-0.910	-	13	4	-	6	-	-	-	

NOTES: (1) All data is for SP1650 or SP1651, except data marked (2) which refers to the entire package.

(2) These tests done in order indicated. See Figure 6.

(3) Maximum Power Supply Voltage beyond which device life may be impaired:  
 $|V_{EE}| + |V_{CC}| \leq 12$  Vdc

All Temperatures	V <sub>A3</sub>	V <sub>A4</sub>	V <sub>A5</sub>	V <sub>A6</sub>
SP1650	+3.000	+2.980	-2.500	-2.480
SP1651	+2.500	+2.480	-3.000	-2.980

Characteristic	Symbol	Pin Under Test	TEST VOLTAGE VALUES (Volts)						TEST VOLTAGE APPLIED TO PINS LISTED BELOW					
			-30°C	+25°C	+85°C	-30°C	+25°C	+85°C	-30°C	+25°C	+85°C	-30°C	+25°C	+85°C
<b>SP1650/SP1651 Test Limits</b>														
Switching Times	t <sub>6-2+</sub>	2	2.0	5.0	2.0	5.7	ns	5	-	4	1.11,16	7.10	8	6
Propagation Delay (50% to 50%)	t <sub>6-2+</sub>	2	-	-	-	-	-	5	-	-	-	-	6	-
V <sub>I</sub> -Input to Output	t <sub>6-3-</sub>	3	-	-	-	-	-	5	-	-	-	6	-	-
t <sub>6-3-</sub>	3	-	-	-	-	-	-	5	-	-	-	6	-	-
t <sub>6-2-</sub>	2	-	-	-	-	-	-	5	-	-	-	6	-	-
t <sub>6-2-</sub>	2	-	-	-	-	-	-	5	-	-	-	6	-	-
t <sub>6-3+</sub>	3	-	-	-	-	-	-	5	-	-	-	6	-	-
t <sub>6-3+</sub>	3	-	-	-	-	-	-	5	-	-	-	6	-	-
Clock to Output ②	t <sub>4-2+</sub>	2	2.0	4.7	2.0	5.2	ns	5	-	-	1.11,16	7.10	8	6
t <sub>4-2-</sub>	2	-	-	-	-	-	-	6	-	-	-	5	-	4
t <sub>4-3+</sub>	3	-	-	-	-	-	-	6	-	-	-	5	-	-
t <sub>4-3-</sub>	3	-	-	-	-	-	-	5	-	-	-	5	-	-
Clock Enable Time ③	t <sub>sp</sub>	6	-	-	2.5	-	-	ns	5	-	-	1.11,16	7.10	8
Clock Aperture Time ③	t <sub>ap</sub>	6	-	-	1.5	-	-	ns	5	-	-	1.11,16	7.10	8
Rise Time (10% to 90%)	t <sub>2+</sub>	2	1.0	3.5	1.0	3.5	1.0	3.8	ns	5	-	4	1.11,16	7.10
t <sub>2+</sub>	3	1.0	3.5	1.0	3.5	1.0	3.8	ns	5	-	-	4	1.11,16	7.10
Fall Time (10% to 90%)	t <sub>2-</sub>	2	1.0	3.0	1.0	3.0	1.0	3.3	ns	5	-	4	1.11,16	7.10
t <sub>2-</sub>	3	1.0	3.0	1.0	3.0	1.0	3.3	ns	5	-	-	4	1.11,16	7.10

NOTES: ① Maximum Power Supply Voltages beyond which device life may be impaired:

|V<sub>CC</sub>| + |V<sub>EE</sub>| = 12 Vdc

② Unused clock inputs may be tied to ground

③ See Figure 10

④	All Temperatures	V <sub>R2</sub>	V <sub>R3</sub>
SP1650	+4.900	-0.400	
SP1651	+4.400	-0.900	

**SP1650/51**




Fig. 3 Switching time test circuit at  $+25^{\circ}\text{C}$




Fig. 4 Switching and propagation waveforms @ 25°C

## SP1650/51




Fig. 5 Propagation delay ( $t_{pd}$ ) v. input pulse amplitude and constant overdrive




Fig. 5 (continued)




Fig. 6 Logic threshold tests (waveform sequence diagram)

## SP1650/51




Fig. 7 Transfer characteristics ( $Q$  v.  $V_{IN}$ )




Fig. 8 Output voltage swing v. frequency




Fig. 9 Input current v. input voltage

## SP1650/51




Fig. 10 Clock enable and aperture time test circuit and waveforms @ 25°C