83C751/87C751

DESCRIPTION

The Philips 83C751/87C751 offers the advantages of the 80C51 architecture in a small package and at low cost.

The 8XC751 Microcontroller is fabricated with Philips high-density CMOS technology. Philips epitaxial substrate minimizes CMOS latch-up sensitivity.

The 8XC751 contains a 2k × 8 ROM (83C751) EPROM (87C751), a 64 × 8 RAM, 19 I/O lines, a 16-bit auto-reload counter/timer, a five-source, fixed-priority level interrupt structure, a bidirectional inter-integrated circuit (I²C) serial bus interface, and an on-chip oscillator.


The on-board inter-integrated circuit (I²C) bus interface allows the 8XC751 to operate as a master or slave device on the I²C small area network. This capability facilitates I/O and RAM expansion, access to EEPROM, processor-to-processor communication, and efficient interface to a wide variety of dedicated I²C peripherals.



FEATURES

- 80C51 based architecture
- Inter-Integrated Circuit (I²C) serial bus interface
- Small package sizes
- 24-pin DIP (300 mil "skinny DIP")
- 28-pin PLCC
- 87C751 available in erasable quartz lid or one-time programmable plastic packages
- Wide oscillator frequency range
- Low power consumption:
 - Normal operation: less than 11mA @ 5V, 12MHz
 - Idle mode
 - Power-down mode
- 2k × 8 ROM (83C751)
 2k × 8 EPROM (87C751)
- 64 × 8 RAM
- 16-bit auto reloadable counter/timer
- Fixed-rate timer
- Boolean processor
- CMOS and TTL compatible
- Well suited for logic replacement, consumer and industrial applications
- LED drive outputs

PIN CONFIGURATIONS



ORDERING INFORMATION


| ROM EPROM ¹ | | | TEMPERATURE RANGE °C AND PACKAGE | FREQUENCY MHz | DRAWING NUMBER |
|------------------------|-----------------|-----|--|------------------|-------------------|
| | S87C751-1F24 UV | | 0 to +70, Ceramic Dual In-line Package | 3.5 to 12 | 0586B |
| | S87C751-2F24 | UV | -40 to +85, Ceramic Dual In-line Package | 3.5 to 12 | 0586B |
| | S87C751-4F24 | υv | 0 to +70, Ceramic Dual In-line Package | 3.5 to 16 | 0586B |
| | S87C751-5F24 | υv | -40 to +85, Ceramic Dual In-line Package | 3.5 to 16 | 0586B |
| S83C751-1N24 | S87C751-1N24 | OTP | 0 to +70, Plastic Dual In-line Package | 3.5 to 12 | 0410D |
| S83C751-2N24 | S87C751-2N24 | OTP | -40 to +85, Plastic Dual In-line Package | 3.5 to 12 | 0410D |
| S83C751-4N24 | S87C751-4N24 | OTP | 0 to +70, Plastic Dual In-line Package | 3.5 to 16 | 0410D |
| S83C751-5N24 | S87C751-5N24 | OTP | -40 to +85, Plastic Dual In-line Package | 3.5 to 16 | 0410D |
| S83C751-1A28 | S87C751-1A28 | OTP | 0 to +70, Plastic Leaded Chip Carrier | 3.5 to 12 | 0401F |
| S83C751-2A28 | S87C751-2A28 | OTP | 40 to +85, Plastic Leaded Chip Carrier | 3.5 to 12 | 0401F |
| S83C751-4A28 | S87C751-4A28 | OTP | 0 to +70, Plastic Leaded Chip Carrier | 3.5 to 16 | 0401F |
| S83C751-5A28 | S87C751-5A28 | OTP | -40 to +85, Plastic Leaded Chip Carrier | 3.5 to 16 | 0401F |

NOTE:

1. OTP = One Time Programmable EPROM. UV = UV Erasable EPROM.

83C751/87C751

BLOCK DIAGRAM



Philips Semiconductors Microcontroller Products

83C751/87C751

PIN DESCRIPTIONS

| | PIN NO. | | | |
|-----------------|---------------|------------------|------------|---|
| MNEMONIC | DIP/ SSOP | LCC | TYPE | NAME AND FUNCTION |
| V _{SS} | 12 | 14 | 1 | Circuit Ground Potential |
| Vcc | 24 | 28 | 1 | Supply voltage during normal, idle, and power-down operation. |
| P0.0-P0.2 | 8–6 | 9–7 | I/O | Port 0: Port 0 is a 3-bit open-drain, bidirectional port. Port 0 pins that have 1s written to them float, and in that state can be used as high-impedance inputs. Port 0 also serves as the serial I ² C interface. When this feature is activated by software, SCL and SDA are driven low in accordance with the I ² C protocol. These pins are driven low if the port register bit is written with a 0 or if the I ² C subsystem presents a 0. The state of the pin can always be read from the port register by the program. |
| | | | | To comply with the I ² C specification, P0.0 and P0.1 are open drain bidirectional I/O pins with the electrical characteristics listed in the tables that follow. While these differ from "standard TTL" characteristics, they are close enough for the pins to still be used as general-purpose I/O in non-I ² C applications. Port 0 also provides alternate functions for programming the EPROM memory as follows: |
| | 6 | 7 | N/A | V _{PP} (P0.2) – Programming voltage input. |
| | 7 | 8 | l | OE/PGM (P0.1) – Input which specifies verify mode (output enable) or the program mode. OE/PGM = 1 output enabled (verify mode). OE/PGM = 0 program mode. |
| | 8 | 9 | 1 | ASEL (P0.0) – Input which indicates which bits of the EPROM address are applied to port 3. ASEL = 0 low address byte available on port 3. ASEL = 1 high address byte available on port 3 (only the three least significant bits are used). |
| | 7 | 8 | 1/0 | SDA (P0.1) — I ² C data. |
| | 8 | 9 | <i>V</i> O | SCL (P0.0) - I ² C clock. |
| P1.0-P1.7 | 13–20 | 15–20, 23, 24 | 1/0 | Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 serves to output the addressed EPROM contents in the verify mode and accepts as inputs the value to program into the selected address during the program mode. Port 1 also serves the special function features of the 80C51 family as listed below: |
| | 18 | 20 | ı | INTO (P1.5): External interrupt. |
| | 19 | 23 | l | INT1 (P1.6): External interrupt. |
| | 20 | 24 | ı | T0 (P1.7): Timer 0 external input. |
| P3.0-P3.7 | 5–1, 23–21 | 4–1, 6, 27–25 | VO | Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also functions as the address input for the EPROM memory location to be programmed (or verified). The 11-bit address is multiplexed into this port as specified by P0.0/ASEL. |
| RST | 9 | 11 | 1 | Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on RESET using only an external capacitor to V _{CC} . After the device is reset, a 10-bit serial sequence, sent LSB first, applied to RESET, places the device in the programming state allowing programming address, data and V _{PP} to be applied for programming or verification purposes. The RESET serial sequence must be synchronized with the X1 input. |
| X1 | 11 | 13 | l | Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. X1 also serves as the clock to strobe in a serial bit stream into RESET to place the device in the programming state. |
| X2 | 10 | 12 | 0 | Crystal 2: Output from the inverting oscillator amplifier. |

83C751/87C751

ABSOLUTE MAXIMUM RATINGS^{1, 2}

| PARAMETER | RATING | UNIT | |
|---|-------------------------------|------|--|
| Storage temperature range | -65 to +150 | °C | |
| Voltage from V _{CC} to V _{SS} | -0.5 to +6.5 | V | |
| Voltage from any pin to V _{SS} (except V _{PP}) | -0.5 to V _{CC} + 0.5 | V | |
| Power dissipation | 1.0 | W | |
| Voltage on V _P pin to V _{SS} | 0 to +13.0 | V | |
| Maximum I _{OL} per I/O pin | 10 | mA | |

NOTES:

DC ELECTRICAL CHARACTERISTICS $T_{amb} = 0^{\circ}\text{C to } +70^{\circ}\text{C or } -40^{\circ}\text{C to } +85^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\% \text{ for } 87\text{C}751, V_{CC} = 5\text{V} \pm 20\% \text{ for } 83\text{C}751, V_{SS} = 0\text{V}^1$

| SYMBOL | PARAMETER | TEST CONDITIONS | LIM | UNIT | | |
|------------------|---|---|-------------------------|-------------------------|----|--|
| SIMBUL | PANAMETER | TEST CONDITIONS | MIN | MAX | | |
| V _{IL} | Input low voltage, except SDA, SCL | | -0.5 | 0.2V _{DD} -0.1 | ٧ | |
| V _{IH} | Input high voltage, except X1, RST | | 0.2V _{CC} +0.9 | V _{CC} +0.5 | ٧ | |
| V _{IH1} | Input high voltage, X1, RST | | 0.7V _{CC} | V _{CC} +0.5 | V | |
| | SDA, SCL, P0.2 | | | | - | |
| V _{IL1} | Input low voltage | | -0.5 | 0.3V _{CC} | ٧ | |
| V _{IH2} | Input high voltage | | 0.7V _{CC} | V _{CC} +0.5 | ٧ | |
| V _{OL} | Output low voltage, ports 1 and 3 | $I_{OL} = 1.6 \text{mA}^2$ | | 0.45 | ٧ | |
| V _{OL1} | Output low voltage, port 0.2 | $I_{OL} = 3.2 \text{mA}^2$ | | 0.45 | V | |
| VoH | Output high voltage, ports 1 and 3 | I _{OH} = -60μA | 2.4 | | ٧ | |
| | | I _{OH} = -25μA | 0.75V _{CC} | | ٧ | |
| | | l _{OH} = -10μA | 0.9V _{CC} | | ٧ | |
| | Port 0.0 and 0.1 (I ² C) - Drivers | | | | | |
| V _{OL2} | Output low voltage | I _{OL} = 3mA | | 0.4 | ٧ | |
| | Driver, receiver combined: | (over V _{CC} range) | | | | |
| С | Capacitance | | | 10 | pF | |
| l _{IL} | Logical 0 input current, ports 1 and 3 | $V_{1N} = 0.45V$ | | -50 | μА | |
| l _{TL} | Logical 1 to 0 transition current, ports 1 and 33 | $V_{IN} = 2V (0 \text{ to } 70^{\circ}\text{C})$ | 1 | -650 | μA | |
| _ | ent. | $V_{IN} = 2V (-40 \text{ to } +85^{\circ}\text{C})$ | | -750 | μА | |
| u | Input leakage current, port 0 | 0.45 < V _{IN} < V _{CC} | ļ | ±10 | μΑ | |
| R _{RST} | Internal pull-down resistor | | 25 | 175 | kΩ | |
| Сю | Pin capacitance | Test freq = 1MHz, T _{amb} = 25°C | | 10 | pF | |
| l _{PD} | Power-down current ⁴ | V _{CC} = 2 to V _{CC} max | | 50 | μΑ | |
| V _{PP} | V _{PP} program voltage (for 87C751 only) | V _{SS} = 0V V _{CC} = 5V±10% T _{amb} = 21°C to 27°C | 12.5 | 13.0 | ٧ | |
| Ірр | Program current (for 87C751 only) | V _{PP} = 13.0V | | 50 | mA | |
| Icc | Supply current (see Figure 2) | | | | | |

NOTES TO DC ELECTRICAL CHARACTERISTICS ON NEXT PAGE

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

^{2.} This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

83C751/87C751

NOTES TO DC ELECTRICAL CHARACTERISTICS:

- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise
- 2. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

 Maximum I_{OL} per port pin:

 10mA (NOTE: This is 85°C spec.)

Maximum IOL per port pin:

26mA

Maximum IOL per 8-bit port:

67mA Maximum total I_{OL} for all outputs:

- If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- 3. Pins of ports 1 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.

Power-down I_{CC} is measured with all output pins disconnected; port 0 = V_{CC}; X2, X1 n.c.; RST = V_{SS}.

- Active I_{CC} is measured with all output pins disconnected; X1 driven with t_{CLCH}, t_{CHCL} = 5ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} 0.5V; X2 n.c.; RST = port 0 = V_{CC}. I_{CC} will be slightly higher if a crystal oscillator is used.

 6. Idle I_{CC} is measured with all output pins disconnected; X1 driven with t_{CLCH}, t_{CHCL} = 5ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} - 0.5V; X2 n.c.;
- port $0 = V_{CC}$; RST = V_{SS} .

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$ for 87C751, $V_{CC} = 5V \pm 20\%$ for 83C751, $V_{SS} = 0V^{1.2}$

| SYMBOL | | 12MHz | VARIABL | İ | | |
|---------------------|-----------------------|-------|---------|------------|----------|------------|
| | PARAMETER | MIN | MAX | MIN | MAX | UNIT |
| 1/t _{CLCL} | Oscillator frequency: | | | 3.5 3.5 | 12 16 | MHz MHz |
| External Cl | ock (Figure 1) | • | | | | |
| t _{CHCX} | High time | 20 | | 20 | | · ns |
| t _{CLCX} | Low time | 20 | | 20 | | ns |
| t _{CLCH} | Rise time | | 20 | | 20 | ns |
| t _{CHCL} | Fall time | | 20 | | 20 | ns |

NOTES:

- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to VSS unless otherwise
- 2. Load capacitance for ports = 80pF.

83C751/87C751

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical

status of that signal. The designations are: C - Clock

D - Input data

H - Logic level high

L - Logic level low


Q - Output data


T - Time

V - Valid

X - No longer a valid logic level

Z - Float





83C751/87C751

OSCILLATOR CHARACTERISTICS

X1 and X2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, X1 should be driven while X2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode, the control bits for the reduced power modes are in the special function register PCON.

Table 1. **External Pin Status** During Idle and **Power-Down Modes**

| MODE | Port 0 | Port 1 | Port 2 |
|------------------------|--------------|--------------|--------------|
| ldle Power- down | Data Data | Data Data | Data Data |

DIFFERENCES BETWEEN THE 8XC751 AND THE 80C51

Memory Organization

The central processing unit (CPU) manipulates operands in two address spaces as shown in Figure 3. The part's internal memory space consists of 2k bytes of program memory, and 64 bytes of data RAM overlapped with the 128-byte special function register area. The differences from the 80C51 are in RAM size (64 bytes vs. 128 bytes), in external RAM access (not available on the 83C751), in internal ROM size (2k bytes vs. 4k bytes), and in external program memory expansion (not available on the 83C751). The 128-byte special function register (SFR) space is accessed as on the 80C51 with some of the registers having been changed to reflect changes in the 83C751 peripheral functions. The stack may be located anywhere in internal RAM by loading the 8-bit stack pointer (SP). It should be noted that stack depth is limited to 64 bytes, the amount of available RAM. A reset loads the stack

pointer with 07 (which is pre-incremented on a PUSH instruction).

Program Memory

On the 8XC751, program memory is 2048 bytes long and is not externally expandable, so the 80C51 instructions MOVX, LJMP, and LCALL are not implemented. The only fixed locations in program memory are the addresses at which execution is taken up in response to reset and interrupts, which are as follows:

| • | Program Memory |
|-------------------------|----------------|
| Event | Address |
| Reset | 000 |
| External INTO | 003 |
| Counter/timer 0 | 00B |
| External INT1 | 013 |
| Timer i | 01B |
| I ² C serial | 023 |


Counter/Timer Subsystem

The 8XC751 has one counter/timer called timer/counter 0. Its operation is similar to mode 2 operation on the 80C51, but is extended to 16 bits with 16 bits of autoload. The controls for this counter are centralized in a single register called TCON.

A watchdog timer, called Timer I, is for use with the I2C subsystem. In I2C applications. this timer is dedicated to time-generation and bus monitoring of the I2C. In non-I2C applications, it is available for use as a fixed time-base.

Counter Timer – Special Function Register

The counter/timer has only one mode of operation, so the TMOD SFR is not used. There is also only one counter/timer, so there is no need for the TL1 and TH1 SFRs found on the 80C51. These have been replaced on the 83C751 by RTL and RTH, the counter/timer reload registers. Table 3 shows the special function registers, their locations, and reset values.



83C751/87C751

Interrupt Subsystem – Fixed Priority

The IP register and the 2-level interrupt system of the 80C51 are eliminated. Simultaneous interrupt conditions are resolved by a single-level, fixed priority as follows:

Highest priority:

Pin INTO

Counter/timer flag 0

Pin INTT

Lowest priority:

Serial I²C

Special Function Register – Interrupt Subsystem

Because the interrupt structure is single level on the 83C751, there is no need for the IP SFR, so it is not used.

Serial Communications

The 8XC751 contains an I²C serial communications port instead of the 80C51 UART. The I²C serial port is a single bit

hardware interface with all of the hardware necessary to support multimaster and slave operations. Also included are receiver digital filters and timer (timer I) for communication watch-dog purposes. The I²C serial port is controlled through four special function registers; I²C control, I²C data, I²C status, and I²C configuration.

Special Function Register – Serial Communications

The 83C751 contains many of the special function registers (SFR) that are found on the 80C51. Due to the different peripheral features on the 83C751, there are several additional SFRs and several that have been changed.

Since the standard UART found on the 80C51 has been replaced by the I²C serial interface, the UART SFRs, SCON, and SBUF have been replaced by I2CON and I2DAT, and two additional I²C registers have been added (I2STA and I2CFG).

VO Port Latches (P0, P1, P3)

The port latches function the same as those on the 80C51. Since there is no port 2 on the 83C751, the P2 latch is not used. Port 0 on the 83C751 has only 3 bits, so only 3 bits of the P0 SFR have a useful function.

Special Function Register – I/O Port Latches

There is no Port2 on the 8XC751, so P2 is not used. Also, only 3 bits of P0 SFR have a useful function.

Data Pointer (DPTR)

The data pointer (DPTR) consists of a high byte (DPH) and a low byte (DPL). In the 80C51 this register allows the access of external data memory using the MOVX instruction. Since the 83C751 does not support MOVX or external memory accesses, this register is generally used as a 16-bit offset pointer of the accumulator in a MOVC instruction. DPTR may also be manipulated as two independent 8-bit registers.

Table 2. I²C Special Function Register Addresses

| REGISTER ADDRESS | | | | | | BIT AD | DRESS | | | |
|--------------------------------|--------|---------|---------|----|----|----------|----------|----|----|----|
| NAME | SYMBOL | ADDRESS | MSB LSB | | | | | | | |
| I ² C control | I2CON | 98 | 9F | 9E | 9D | 9C | 9B | 9A | 99 | 98 |
| I ² C data | I2DAT | 99 | - | - | - | - | - | - | _ | - |
| I ² C configuration | 12CFG | D8 | DF | DE | DD | DC | DB | DA | D9 | D8 |
| I ² C status | 12STA | F8 | FF | FE | FD | FC | FB | FA | F9 | F8 |

83C751/87C751

Table 3. 8XC751 Special Function Registers

| Table 3. | 8XC751 Special | DIRECT | | | SS, SYMB | OL, OR A | LTERNATI | VE PORT | FUNCTIO | N | RESET |
|----------------------|------------------------------------|------------|-------------|----------|------------|----------|-------------|----------|-----------|-----------|------------|
| SYMBOL | DESCRIPTION | ADDRESS | MSB | | | 11 | | | | LSB | VALUE |
| ACC* | Accumulator | E0H | E7 | E6 | E 5 | E4 | E3 | E2 | E1 | EΟ | 00H |
| B* | B register | FOH | F7 | F6 | F5 | F4 | F3 | F2 | F1 | F0 | 00H |
| DPTR: | Data pointer | | | | | | | | | | |
| DPH DPL | (2 bytes) High byte Low byte | 83H 82H | | | | | | | | | 00H 00H |
| | | | DF | DE | DD | DC | DB | DA | D9 | D8 | |
| l ² CFG*# | I ² C configuration | D8H/RD | SLAVEN | MASTRQ | 0 | TIRUN | - | - | CT1 | CT0 | 0000xx00B |
| | | WR | SLAVEN | MASTRO | CLRTI | TIRUN | - | - | CT1 | CT0 | |
| | | | 9F | 9E | 9D | 9C | 9B | 9A | 99 | 98 | |
| I ² CON*# | I ² C control | 98H/RD | RDAT | ATN | DRDY | ARL | STR | STP | MASTER | - | 81H |
| | | WR | CXA | IDLE | CDR | CARL | CSTR | CSTP | XSTR | XSTP |] |
| I ² DAT# | I ² C data | OOL!/DD | RDAT | <u> </u> | | 1 0 | | | 1 0 | <u> </u> | 80H |
| I-DAI# | 1ºC data | 99H/RD | | 0 | 0 | 0 X | 0 | 0 | 0 X | 0 | 1000 |
| | | WR | XDAT | X | X | 1_^_ | Х | Х | | Х | - |
| | | | FF | FE | FD | FC | FB | FA | F9 | F8 | |
| I ² STA*# | I ² C control | F8H | | IDLE | XDATA | XACTV | MAKSTR | MAKSTP | XSTR | XSTP | x0100000E |
| | | | AF | ΑE | AD | AC | AB | AA | A9 | A8 | |
| IE*# | Interrupt enable | A8H | EA | - | _ | El2 | ETI | EX1 | ET0 | EX0 | оон |
| | | | | | | | | 82 | 81 | 80 | Ļ |
| P0*# | Port 0 | 80H | - | - | _ | _ | - | _ | SDA | SCL | xxxxx111B |
| | | | 97 | 96 | 95 | 94 | 93 | 92 | 91 | 90 | |
| P1* | Port 1 | 90H | то | INT1 | INTO | T - | _ | | _ | _ | FFH |
| P3* | Port 3 | вон | B7 | B6 | B5 | B4 | B3 | B2 | B1 | В0 | FFH |
| | | | | 1 | | · | | T | 1 | T | |
| PCON# | Power control | 87H | | | | <u> </u> | <u> </u> | <u> </u> | PD | IDL | XXXXXXX00E |
| | | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| PSW* | Program status word | DOH | CY | AC | F0 | RS1 | RS0 | ov | - | Р | 00Н |
| SP | Stack pointer | 81H | | | | | | | | | 07H |
| S F | Stack pointer | 817 | 8F | 8E | 8D | 8C | 8B | 8A | 89 | 88 | 10/11 |
| TCON*# | Timer/counter control | 88H | GATE | С/Т | TF | TR | IE0 | IT0 | IE1 | IT1 | 00Н |
| TL# | Timor low buto | O A LI | | | | | | | | | 00H |
| | Timer low byte | 8AH 8CH | | | | | | | | | 00H |
| TH# | Timer high byte | 1 | | | | | | | | | |
| RTL# | Timer low reload | 8BH | | - | | | | | | | 00H |
| RTH# | Timer high reload | 8DH | 1 | | | | | | | | 00H |

SFRs are bit addressable.

[#] SFRs are modified from or added to the 80C51 SFRs.

83C751/87C751

VO Port Structure

The 8XC751 has two 8-bit ports (ports 1 and 3) and one 3-bit port (port 0). All three ports on the 8XC751 are bidirectional. Each consists of a latch (special function register P0, P1, P3), an output driver, and an input buffer. Three port 1 pins and two port 0 pins are multifunctional. In addition to being port pins, these pins serve the function of special features as follows:

| Alternate Function |
|-----------------------------------|
| I ² C clock (SCL) |
| I ² C data (SDA) |
| INTO (external interrupt 0 input) |
| INT1 (external interrupt 1 input) |
| T0 (timer 0 external input) |
| |

Ports 1 and 3 are identical in structure to the same ports on the 80C51. The structure of port 0 on the 8XC751 is similar to that of the 80C51 but does not include address/data input and output circuitry. As on the 80C51, ports 1 and 3 are quasi-bidirectional while port 0 is bidirectional with no internal pullups.

Timer/Counter

The 8XC751 has two timers: a 16-bit timer/counter and a 10-bit fixed-rate timer. The 16-bit timer/counter's operation is similar to mode 2 operation on the 80C51, but is extended to 16 bits. The timer/counter is clocked by either 1/12 the oscillator frequency or by transitions on the T0 pin. The C/T pin in special function register TCON selects between these two modes. When the TCON TR bit is set, the timer/counter is enabled. Register pair TH and TL are incremented by the clock source. When the register pair overflows, the register pair is reloaded with the values in registers RTH and

RTL. The value in the reload registers is left unchanged. See the 83C751 counter/timer block diagram in Figure 4. The TF bit in special function register TCON is set on counter overflow and, if the interrupt is enabled, will generate an interrupt.

TCON Register

| GATE | С/Т | TF | TR | 1E0 | fT0 | IE1 | П1 |
|---------|------|-------|------------------------------------|---------|---------|---------|-------|
| MSB | | | | | | | LSB |
| GATE | 1 | | ner/co en IN ⁻ I. | | | | • |
| | 0 | | ner/co | unter | is en | abled | when |
| C/T | 1 | | unter/ pin. | timer | opera | ation 1 | from |
| | 0 | | ner op ck. | eratio | n froi | n inte | rnal |
| TF | 1 | - Se | t on o | verflo | w of 1 | TH. | |
| | 0 | - Cle | eared | when | proce | essor | |
| | | | ctors t reset. | | rrupt | routin | e and |
| TR | 1 | - Tin | ner/co | unter | enab | led. | |
| | 0 | - Tin | ner/co | unter | disat | led. | |
| IE0 | 1 | - Ed | ge de | tected | l in IN | ΠO. | |
| IT0 | 1 | - IN | ΓΟ is e | dge t | rigge | red. | |
| | 0 | | TO is l | | | | |
| IE1 | 1 | | ge de | | | | |
| IT1 | 1 | | ∏ is € | | | | |
| | 0 | - IV. | TT is i | evel s | ensiti | ve. | |
| These f | lags | are f | unctio | nally i | denti | cal to | the |

corresponding 80C51 flags, except that there is only one timer on the 83C751 and the flags are therefore combined into one register.

Note that the positions of the IE0/IT0 and IE1/IT1 bits are transposed from the positions used in the standard 80C51 TCON register.

Timer I is used to control the timing of the I²C bus and also to detect a "bus locked" condition, by causing an interrupt when nothing happens on the I²C bus for an inordinately long period of time while a transmission is in progress. If the interrupt does not occur, the program can attempt to correct the fault and allow the last I²C transmission to be repeated.


The I²C watchdog timer, timer I, is also available as a general-purpose fixed-rate timer when the I²C interface is not being used. A clock rate of 1/12 the oscillator frequency forms the input to the timer. Timer I has a timeout interval of 1024 machine cycles when used as a fixed-rate timer.

I²C Serial Interface

The I²C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus are:

- Bidirectional data transfer between masters and slaves
- Serial addressing of slaves (no added wiring)
- Acknowledgment after each transferred byte
- Multimaster bus
- Arbitration between simultaneously transmitting masters without corruption of serial data on bus
- The 82B715 extends communication distance to 100 feet (30M).

A large family of I²C compatible ICs is available. See the I²C section of this manual for more details on the bus and available ICs.



83C751/87C751

The 83C751 I²C subsystem includes hardware to simplify the software required to drive the I²C bus. The hardware is a single bit interface which in addition to including the necessary arbitration and framing error checks, includes clock stretching and a bus timeout timer. The interface is synchronized to software either through polled loops or interrupts. Refer to the application note AN422, in Section 4, entitled "Using the 8XC751 Microcontroller as an I²C Bus Master" for additional discussion of the 83C751 I²C interface and sample driver routines.

Six time spans are important in I²C operation and are insured by timer I:

- The MINIMUM HIGH time for SCL when this device is the master.
- The MINIMUM LOW time for SCL when this device is a master. This is not very important for a single-bit hardware interface like this one, because the SCL low time is stretched until the software responds to the I²C flags. The software response time normally meets or exceeds the MIN LO time. In cases where the software responds within MIN HI + MIN LO) time, timer I will ensure that the minimum time is met.
- The MINIMUM SCL HIGH TO SDA HIGH time in a stop condition.
- The MINIMUM SDA HIGH TO SDA LOW time between I²C stop and start conditions (4.7μs, see spec.).
- The MINIMUM SDA LOW TO SCL LOW time in a start condition.
- The MAXIMUM SCL CHANGE time while an I²C frame is in progress. A frame is in progress between a start condition and the following stop condition. This time span serves to detect a lack of software response on this 8XC751 as well as external I²C problems. SCL "stuck low" indicates a faulty master or slave. SCL "stuck high" may mean a faulty device, or that noise induced onto the I²C bus caused all masters to withdraw from I²C arbitration.

The first five of these times are 4.7µs (see I²C specification) and are covered by the low order three bits of timer I. Timer I is clocked by the 8XC751 oscillator, which can vary in frequency from 0.5 to 16MHz. Timer I can be preloaded with one of four values to optimize timing for different oscillator frequencies. At lower frequencies, software response time is increased and will degrade maximum performance of the I²C bus. See special function register I2CFG description for prescale values (CT0, CT1).

The MAXIMUM SCL CHANGE time is important, but its exact span is not critical. The complete 10 bits of timer I are used to

count out the maximum time. When I²C operation is enabled, this counter is cleared by transitions on the SCL pin. The timer does not run between I²C frames (i.e., whenever reset or stop occurred more recently than the last start). When this counter is running, it will carry out after 1020 to 1023 machine cycles have elapsed since a change on SCL. A carry out causes a hardware reset of the 83C751 I²C interface and generates an interrupt if the timer I interrupt is enabled. In cases where the bus hangup is due to a lack of software response by this 83C751, the reset releases SCL and allows I²C operation among other devices to continue.

I²C Interrupts

If I²C interrupts are enabled (EA and EI2 are both set to 1), an I²C interrupt will occur whenever the ATN flag is set by a start, stop, arbitration loss, or data ready condition (refer to the description of ATN following). In practice, it is not efficient to operate the I²C interface in this fashion because the I²C interrupt service routine would somehow have to distinguish between hundreds of possible conditions. Also, since I²C can operate at a fairly high rate, the software may execute faster if the code simply waits for the I²C interface.

Typically, the I²C interrupt should only be used to indicate a start condition at an idle slave device, or a stop condition at an idle master device (if it is waiting to use the I²C bus). This is accomplished by enabling the I²C interrupt only during the aforementioned conditions.

I²C Register I2CON

| | _7 | - 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|------|------|------|------|-----|------|---------|------|
| Resd | RDAT | ATN | DRDY | ARL | STR | STP | MASTER | - |
| Write | CXA | IDLE | CDR | CARL | CST | R CS | TP XSTR | XSTP |
| | | | | | | | | |

Reading I2CON

RDAT

The data from SDA is captured into "Receive DATa" whenever a rising edge occurs on SCL. RDAT is also available (with seven low-order zeros) in the I2DAT register. The difference between reading it here and there is that reading I2DAT clears DRDY, allowing the I2C to proceed on to another bit. Typically, the first seven bits of a received byte are read from I2DAT, while the 8th is read here. Then I2DAT can be written to send the Ack bit and clear DRDY.

ATN "ATteNtion" is 1 when one or more of DRDY, ARL, STR, or STP is 1.

Thus, ATN comprises a single bit that can be tested to release the I²C service routine from a "wait

DRDY "Data ReaDY" (and thus ATN) is set when a rising edge occurs on SCL, except at idle slave. DRDY is cleared by writing CDR = 1, or by writing or reading the I2DAT register. The following low period

on SCL is stretched until the

program responds by clearing DRDY.

Checking ATN and DRDY

When a program detects ATN = 1, it should next check DRDY. If DRDY = 1, then if it receives the last bit, it should capture the data from RDAT (in I2DAT or I2CON). Next, if the next bit is to be sent, it should be written to I2DAT. One way or another, it should clear DRDY and then return to monitoring ATN. Note that if any of ARL, STR, or STP is set, clearing DRDY will not release SCL to high, so that the I²C will not go on to the next bit. If a program detects ATN = 1, and DRDY = 0, it should go on to examine ARL, STR, and STP.

ARL

"Arbitration Loss" is 1 when transmit Active was set, but this 83C751 lost arbitration to another transmitter. Transmit Active is cleared when ARL is 1. There are four separate cases in which ARL is set.

- If the program sent a 1 or repeated start, but another device sent a 0, or a stop, so that SDA is 0 at the rising edge of SCL. (If the other device sent a stop, the setting of ARL will be followed shortly by STP being set.)
- If the program sent a 1, but another device sent a repeated start, and it drove SDA low before the 83C751 could drive SCL low. (This type of ARL is always accompanied by STR = 1.)
- In master mode, if the program sent a repeated start, but another device sent a 1, and it drove SCL low before this 83C751 could drive SDA low.
- In master mode, if the program sent stop, but it could not be sent because another device sent a 0.

STR

"STaRt" is set to a 1 when an I²C start condition is detected at a non-idle slave or at a master. (STR is not set when an idle slave becomes active due to a start bit; the slave has nothing useful to do until the rising edge of SCL sets DRDY.)

83C751/87C751

"SToP" is set to 1 when an I2C stop STP condition is detected at a non-idle slave or at a master. (STP is not set for a stop condition at an idle slave.)

MASTER "MASTER" is 1 if this 83C751 is currently a master on the I2C. MASTER is set when MASTRQ is 1 and the bus is not busy (i.e., if a start bit hasn't been received since reset or a "Timer I" time-out, or if a stop has been received since the last start). MASTER is cleared when ARL is set, or after the software writes MASTRQ = 0 and then XSTP = 1.

Writing I2CON

Typically, for each bit in an I²C message, a service routine waits for ATN = 1. Based on DRDY, ARL, STR, and STP, and on the current bit position in the message, it may then write I2CON with one or more of the following bits, or it may read or write the 12DAT register.

CXA Writing a 1 to "Clear Xmit Active" clears the Transmit Active state. (Reading the I2DAT register also does this.)

Regarding Transmit Active

Transmit Active is set by writing the I2DAT register, or by writing I2CON with XSTR = 1 or XSTP = 1. The I2C interface will only drive the SDA line low when Transmit Active is set, and the ARL bit will only be set to 1 when Transmit Active is set. Transmit Active is cleared by reading the I2DAT register, or by writing I2CON with CXA = 1. Transmit Active is automatically cleared when ARL is 1.

IDLE Writing 1 to "IDLE" causes a slave's I2C hardware to ignore the I2C until the next start condition (but if MASTRQ is 1, then a stop condition will make the 83C751 into a master).

CDR Writing a 1 to "Clear Data Ready" clears DRDY. (Reading or writing the I2DAT register also does this.)

CARL Writing a 1 to "Clear Arbitration Loss" clears the ARL bit.

CSTR Writing a 1 to "Clear STaRt" clears the STR bit.

CSTP Writing a 1 to "Clear SToP" clears the STP bit. Note that if one or more of DRDY, ARL, STR, or STP is 1, the low time of SCL is stretched until the service routine responds by clearing them.

XSTR Writing 1s to "Xmit repeated STaRt" and CDR tells the I2C hardware to send a repeated start condition.

This should only be at a master. Note that XSTR need not and should not be used to send an "initial" (nonrepeated) start; it is sent automatically by the I2C hardware. Writing XSTR = 1 includes the effect of writing I2DAT with XDAT = 1; it sets Transmit Active and releases SDA to high during the SCL low time. After SCL goes high, the I2C hardware waits for the suitable minimum time and then drives SDA low to make the start condition.

Writing 1s to "Xmit SToP" and CDR tells the I2C hardware to send a stop condition. This should only be done at a master. If there are no more messages to initiate, the service routine should clear the MASTRQ bit in I2CFG to 0 before writing XSTP with 1. Writing XSTP = 1 includes the effect of writing I2DAT with XDAT = 0; it sets Transmit Active and drives SDA low during the SCL low time. After SCL goes high, the I2C hardware waits for the suitable minimum time and then releases SDA to high to make the stop condition.

NOTE: Because of the manner in which register bit addressing is implemented in the 80C51 family, the I2CON register should never be altered by use of the SETB, CLR, CPL, MOV (bit), or JBC instructions. This is due to the fact that read and write functions of this register are different. Testing of I2CON bits via the JB and JNB instructions is supported.

I²C Register I2DAT

XSTP

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|------|---|---|---|---|---|---|---|---|
| Read | RDAT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | l |
| Write | XDAT | x | x | x | x | X | X | X | |

RDAT "Receive DATa" is captured from SDA every rising edge of SCL. Reading I2DAT also clears DRDY and the Transmit Active state.

XDAT "Xmit Data" sets the data for the next bit. Writing I2DAT also clears DRDY and sets the Transmit Active state.

Regarding Software Response Time

Because the 83C751 can run at 16MHz, and because the I²C interface is optimized for high-speed operation, it is quite likely that an I²C service routine will sometimes respond to DRDY (which is set at a rising edge of SCL) and write I2DAT before SCL has gone low again. If XDAT were applied directly to SDA, this situation would produce an I²C protocol violation. The programmer need not worry

about this possibility because XDAT is applied to SDA only when SCL is low.

Conversely, a program that includes an I²C service routine may take a long time to respond to DRDY. Typically, an I²C routine operates on a flag-polling basis during a message, with interrupts from other peripheral functions enabled. If an interrupt occurs, it will delay the response of the I2C service routine. The programmer need not worry about this very much either, because the I²C hardware stretches the SCL low time until the service routine responds. The only constraint on the response is that it must not exceed the Timer I time-out, which is at least 765 microseconds.

I²C Register I2CFG

| | 7 | 6 | 5 | 4 | 3 | 2 | 1_ | 0 |
|-------|--------|--------|-------|-------|---|---|-----|-----|
| Read | SLAVEN | MASTRQ | 0 | TIRUN | 1 | - | CT1 | СТО |
| Write | SLAVEN | MASTRQ | CLRTI | TIRUN | 1 | - | CT1 | СТО |

SLAVEN Writing a 1 to "SLAVe ENable" enables the slave functions of the I²C subsystem. If SLAVEN and MASTRQ are 0, the I²C hardware is disabled. This bit is cleared to 0 by reset and by an I²C time-out.

MASTRQWriting a 1 to "MASTRQ" requests mastership of the I2C. If a frame from another master is in progress when this bit is changed from 0 to 1, action is delayed until a stop condition is detected. Then, or immediately if a frame is not in progress, a start condition is sent and DRDY is set (thus making ATN 1 and generating an I²C interrupt). When a master wishes to release mastership status of the I2C, it writes a 1 to XSTP in I2CON. MASTRQ is cleared by reset and by an I2C time-out.

CLRTI Writing a 1 to this bit clears the Timer I interrupt flag. This bit position always reads as a 0.

TIRUN Writing a 1 to this bit lets Timer I run; a zero stops and clears it. Together with SLAVEN, MASTRQ, and MASTER, this bit determines operational modes as shown in Table 4.

CT1.0 These two bits are programmed as a function of the OSC rate, to optimize the MIN HI and LO time of SCL when this 83C751 is a master on the I2C. The time value determined by these bits controls both of these parameters, and also the timing for stop and start conditions. These bits are cleared to 00 by reset.

83C751/87C751

Table 4. Interaction of TIRUN with SLAVEN, MASTRQ, and MASTER

| SLAVEN, Mastrq, Master | TIRUN | OPERATING MODE |
|------------------------------|-------|--|
| Ali 0 | 0 | The I ² C interface is disabled. Timer I is cleared and does not run. This is the state assumed after a reset. If an I ² C application wants to ignore the I ² C at certain times, it should write SLAVEN, MASTRQ, and TIRUN all to zero. |
| All 0 | 1 | The I ² C interface is disabled. Timer I operates as a free-running time base. Use this mode only in non-I ² C applications. |
| Any or all 1 | 0 | The I ² C interface is enabled. The 3 low-order bits of Timer I run for min-time generation, but the hi-order bits do not, so that there is no checking for I ² C being "hung." This configuration can be used for very slow I ² C operation. |
| Any or all 1 | 1 | The I ² C interface is enabled. Timer I runs during frames on the I ² C, and is cleared by transitions on SCL, and by Start and Stop conditions. This is the normal state for I ² C operation. |

Values to be used in the CT1 and CT0 bits are shown in Table 5. To allow the I²C bus to run at the maximum rate for a particular oscillator frequency, compare the actual oscillator rate to the f_{OSC} max column in the table. The value for CT1 and CT0 is found in the first line of the table where f_{OSC} max is greater than or equal to the actual frequency.

The table also shows the osc/12 count for various settings of CT1/CT0. This allows calculation of the actual minimum high and low times for SCL as follows:

SCL min high/low time = 12 * count (in microseconds) osc (in MHz)

For instance, at a 16MHz frequency, with CT1/CT0 set to 10, the minimum SCL high and low times will be 5.25µs

The table also shows the Timer I timeout period (given in machine cycles) for each CT1/CT0 combination. The timeout period varies because of the way in which minimum SCL high and low times are measured. When the I²C interface is operating, Timer I is preloaded at every SCL transition with a value dependent upon CT1/CT0. The preload value is chosen such that a minimum SCL high or low time has elapsed when Timer I reaches a count of 008 (the actual value preloaded into Timer I is 8 minus the osc/12 count).

I²C Register I2STA

| R | eed or | ıly | | | | | |
|---|--------|-------|-------|--------|--------|------|------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| - | IDLE | XDATA | XACTV | MAKSTR | MAKSTP | XSTR | XSTP |
| M | SB | | | | | | LSB |

This register is read only and reflects the internal status of the I²C hardware. IDLE, XSTR, and XSTP reflect the status of the like named bits in the I2CON register.

XDATA The content of the transmitter buffer.

XACTV Transmitter active.

MAKSTR This bit is high while the hardware is effecting a start condition.

MAKSTP This bit is high while the hardware is effecting a stop condition.

XSTR This bit is active while the hardware is effecting a repeated start condition.

XSTP This bit is active while the hardware is effecting a repeated stop condition.

Interrupts

The interrupt structure is a five-source, one-level interrupt system. Interrupt sources

common to the 80C51 are the external interrupts (INTO, INTT) and the timer/counter interrupt (ET0). The I²C interrupt (EI2) and Timer I interrupt (ETI) are the other two interrupt sources. The interrupt sources are listed below in their order of polling sequence priority.

Upon interrupt or reset the program counter is loaded with specific values for the appropriate interrupt service routine in program memory. These values are:

Program Memory Event Address Priority Reset 000 Highest INTO 003 Counter/Timer 0 00B INT1 013 Timer i 01B 1²C 023 Lowest

The interrupt enable register (IE) is used to individually enable or disable the five sources. Bit EA in the interrupt enable register can be used to globally enable or disable all interrupt sources. The interrupt enable register is described below. All other interrupt details are based on the 80C51 interrupt architecture.

Table 5. CT1, CT0 Values

| CT1, CT0 | OSC/12 COUNT | f _{OSC} MAX | TIMEOUT PERIOD |
|----------|--------------|----------------------|----------------|
| 10 | 7 | 16.8MHz | 1023 cycles |
| 01 | 6 | 14.4MHz | 1022 cycles |
| 00 | 5 | 12.0MHz | 1021 cycles |
| 11 | 4 | 9.6MHz | 1020 cycles |

83C751/87C751

Interrupt Enable Register

| EA X | X | El2 | ETI | EX1 | ET0 | EX0 |
|--------|-----|-------|---|---|---|-------------------------|
| Symbol | Pos | ition | | F | ınctio | n |
| EA | IE | .7 | If EA will to If EA inter indiv disa | t = 0, i be ack t = 1, i rupt s riduall bled b | no inte nowle each ource | is oled or ing or |
| - | ΙE | | | erved | | |
| _ | ΙE | | | erved | | |
| EI2 | IE | | the I EI2: inter Enal the | ² C int = 0, th rupt is bles o limer | s disat r disal I over | . If oled bles |
| | | | Time | | errupt | |
| EX1 | IE | .2 | exte EX1 | rnal in = 0, e | r disal nterrup externa is dis | t 1. If |
| ET0 | IE | .1 | the inter | Timer rupt. I | r disal 0 ove If ETO 0 inter | rflow |
| EX0 | IE | .0 | exte EX0 | rnal ir = 0, 6 | extern | ot O. If |

83C751/87C751

87C751 PROGRAMMING CONSIDERATIONS

EPROM Characteristics

The 87C751 is programmed by using a modified Quick-Pulse Programming algorithm similar to that used for devices such as the 87C451 and 87C51. It differs from these devices in that a serial data stream is used to place the 87C751 in the programming mode.

Figure 5 shows a block diagram of the programming configuration for the 87C751. Port pin P0.2 is used as the programming voltage supply input (V_{PP} signal). Port pin P0.1 is used as the program (PGM/) signal. This pin is used for the 25 programming pulses.

Port 3 is used as the address input for the byte to be programmed and accepts both the high and low components of the eleven bit address. Multiplexing of these address components is performed using the ASEL input. The user should drive the ASEL input high and then drive port 3 with the high order bits of the address. ASEL should remain high for at least 13 clock cycles. ASEL may then be driven low which latches the high order bits of the address internally, the high address should remain on port 3 for at least two clock cycles after ASEL is driven low. Port 3 may then be driven with the low byte of the address. The low address will be internally stable 13 clock cycles later. The address will remain stable provided that the low byte placed on port 3 is held stable and ASEL is kept low. Note: ASEL needs to be pulsed high only to change the high byte of the address.

Port 1 is used as a bidirectional data bus during programming and verify operations. During programming mode, it accepts the byte to be programmed. During verify mode, it provides the contents of the EPROM location specified by the address which has been supplied to Port 3.

The XTAL1 pin is the oscillator input and receives the master system clock. This clock should be between 1.2 and 6MHz.

The RESET pin is used to accept the serial data stream that places the 87C751 into various programming modes. This pattern consists of a 10-bit code with the LSB sent first. Each bit is synchronized to the clock input, X1.

Programming Operation

Figures 6 and 7 show the timing diagrams for the program/verify cycle. RESET should

initially be held high for at least two machine cycles. P0.1 (PGM/) and P0.2 (VPP) will be at VOH as a result of the RESET operation. At this point, these pins function as normal quasi-bidirectional I/O ports and the programming equipment may pull these lines low. However, prior to sending the 10-bit code on the RESET pin, the programming equipment should drive these pins high (VIH). The RESET pin may now be used as the serial data input for the data stream which places the 87C751 in the programming mode. Data bits are sampled during the clock high time and thus should only change during the time that the clock is low. Following transmission of the last data bit, the RESET pin should be held low.

Next the address information for the location to be programmed is placed on port 3 and ASEL is used to perform the address multiplexing, as previously described. At this time, port 1 functions as an output.

A high voltage V_{PP} level is then applied to the V_{PP} input (P0.2). (This sets Port 1 as an input port). The data to be programmed into the EPROM array is then placed on Port 1. This is followed by a series of programming pulses applied to the PGM/ pin (P0.1). These pulses are created by driving P0.1 low and then high. This pulse is repeated until a total of 25 programming pulses have occurred. At the conclusion of the last pulse, the PGM/ signal should remain high.

The V_{PP} signal may now be driven to the V_{OH} level, placing the 87C751 in the verify mode. (Port 1 is now used as an output port). After four machine cycles (48 clock periods), the contents of the addressed location in the EPROM array will appear on Port 1.

The next programming cycle may now be initiated by placing the address information at the inputs of the multiplexed buffers, driving the V_{PP} pin to the V_{PP} voltage level, providing the byte to be programmed to Port1 and issuing the 26 programming pulses on the PGM/ pin, bringing V_{PP} back down to the V_{C} level and verifying the byte.

Programming Modes

The 87C751 has four programming features incorporated within its EPROM array. These include the USER EPROM for storage of the application's code, a 16-byte encryption key array and two security bits. Programming and verification of these four elements are selected by a combination of the serial data stream applied to the RESET pin and the voltage levels applied to port pins P0.1 and

P0.2. The various combinations are shown in Table 6.

Encryption Key Table

The 87C751 includes a 16-byte EPROM array that is programmable by the end user. The contents of this array can then be used to encrypt the program memory contents during a program memory verify operation. When a program memory verify operation is performed, the contents of the program memory location is XNOR'ed with one of the bytes in the 16-byte encryption table. The resulting data pattern is then provided to port 1 as the verify data. The encryption mechanism can be disable, in essence, by leaving the bytes in the encryption table in their erased state (FFH) since the XNOR product of a bit with a logical one will result in the original bit. The encryption bytes are mapped with the code memory in 16-byte groups, the first byte in code memory will be encrypted with the first byte in the encryption table; the second byte in code memory will be encrypted with the second byte in the encryption table and so forth up to and including the 16the byte. The encryption repeats in 16-byte groups; the 17th byte in the code memory will be encrypted with the first byte in the encryption table, and so forth.

Security Bits

Two security bits, security bit 1 and security bit 2, are provided to limit access to the USER EPROM and encryption key arrays. Security bit 1 is the program inhibit bit, and once programmed performs the following functions:

- Additional programming of the USER EPROM is inhibited.
- 2. Additional programming of the encryption key is inhibited.
- Verification of the encryption key is inhibited.
- 4. Verification of the USER EPROM and the security bit levels may still be performed.

(If the encryption key array is being used, this security bit should be programmed by the user to prevent unauthorized parties from reprogramming the encryption key to all logical zero bits. Such programming would provide data during a verify cycle that is the logical complement of the USER EPROM contents).

Security bit 2, the verify inhibit bit, prevents verification of both the USER EPROM array and the encryption key arrays. The security bit levels may still be verified.

83C751/87C751

CMOS single-chip 8-bit microcontroller

Programming and Verifying Security Bits

Security bits are programmed employing the same techniques used to program the USER EPROM and KEY arrays using serial data streams and logic levels on port pins indicated in Table 6. When programming either security bit, it is not necessary to provide address or data information to the 87C751 on ports 1 and 3.

Verification occurs in a similar manner using the RESET serial stream shown in Table 6. Port 3 is not required to be driven and the results of the verify operation will appear on ports 1.6 and 1.7.

Ports 1.7 contains the security bit 1 data and is a logical one if programmed and a logical zero if erased. Likewise, P1.6 contains the security bit 2 data and is a logical one if programmed and a logical zero if erased.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent

erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Flourless part number 2345-5 or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000µW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Table 6. Implementing Program/Verify Modes

| OPERATION | SERIAL CODE | P0.1 (PGM/) | P0.2 (V _{PP}) |
|------------------------|-------------|-----------------|-------------------------|
| Program user EPROM | 296H | _* | V _{PP} |
| Verify user EPROM | 296H | V _{IH} | VIH |
| Program key EPROM | 292H | _* | Vpp |
| Verify key EPROM | 292H | V _{IH} | V _{IH} |
| Program security bit 1 | 29AH | آف | VPP |
| Program security bit 2 | 298H | _* | V _{PP} |
| Verify security bits | 29AH | V _{IH} | V _{IH} |

NOTE:

EPROM PROGRAMMING AND VERIFICATION

 $T_{amb} = 21$ °C to +27°C, $V_{CC} = 5V \pm 10$ %, $V_{SS} = 0V$


| SYMBOL | PARAMETER | MIN | MAX | UNIT |
|---------------------|--|----------------------------|---------------------|------|
| 1/t _{CLCL} | Oscillator/clock frequency | 1.2 | 6 | MHz |
| t _{AVGL} 1 | Address setup to P0.1 (PROG-) low | 10μs + 24t _{CLCL} | | |
| ^t GHAX | Address hold after P0.1 (PROG-) high | 48t _{CLCL} | | |
| t _{DVGL} | Data setup to P0.1 (PROG-) low | 38t _{CLCL} | | |
| [‡] GHDX | Data hold after P0.1 (PROG-) high | 36t _{CLCL} | | |
| ^t shgl | V _{PP} setup to P0.1 (PROG-) low | 10 | | μs |
| ^t GHSL | V _{PP} hold after P0.1 (PROG-) | 10 | | μs |
| ^t GLGH | P0.1 (PROG-) width | 90 | 110 | μs |
| tavav2 | V _{PP} low (V _{CC}) to data valid | | 48t _{CLCL} | |
| t _{GHGL} | P0.1 (PROG) high to P0.1 (PROG) low | 10 | | μs |
| ^t MASEL | ASEL high time | 13t _{CLCL} | | |
| THAHLD | Address hold time | 2t _{CLCL} | | |
| thaset | Address setup to ASEL | 13t _{CLCL} | | |
| [‡] ADSTA | Low address to valid data | | 48t _{CLCL} | |


Address should be valid at least 24t_{CLCL} before the rising edge of P0.2 (V_{PP}).

Pulsed from VIH to VIL and returned to VIH.


For a pure verify mode, i.e., no program mode in between, t_{AVQV} is 14t_{CLCL} maximum.

83C751/87C751






83C751/87C751





Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

83C751/87C751





Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.