



MOTOROLA

2

Rail-to-Rail Operational Amplifiers

The MC33201/2/4 family of operational amplifiers provide rail-to-rail operation on both the input and output. The inputs can be driven as high as 200 mV beyond the supply rails without phase reversal on the outputs, and the output can swing within 50 mV of each rail. This rail-to-rail operation enables the user to make full use of the supply voltage range available. It is designed to work at very low supply voltages (± 0.9 V) yet can operate with a supply of up to +12 V and ground. Output current boosting techniques provide a high output current capability while keeping the drain current of the amplifier to a minimum. Also, the combination of low noise and distortion with a high slew rate and drive capability make this an ideal amplifier for audio applications.


- Low Voltage, Single Supply Operation (+1.8 V and Ground to +12 V and Ground)
- Input Voltage Range Includes both Supply Rails
- Output Voltage Swings within 50 mV of both Rails
- No Phase Reversal on the Output for Over-driven Input Signals
- High Output Current ($I_{SC} = 80$ mA, Typ)
- Low Supply Current ($I_D = 0.9$ mA, Typ)
- 600 Ω Output Drive Capability
- Extended Operating Temperature Ranges (-40° to $+105^\circ\text{C}$ and -55° to $+125^\circ\text{C}$)
- Typical Gain Bandwidth Product = 2.2 MHz
- Offered in New TSSOP Package Including Standard SOIC and DIP Packages

ORDERING INFORMATION


Operational Amplifier Function	Device	Operating Temperature Range	Package
Single	MC33201D	$T_A = -40^\circ$ to $+105^\circ\text{C}$	SO-8
	MC33201P		Plastic DIP
	MC33201VD	$T_A = -55^\circ$ to $+125^\circ\text{C}$	SO-8
	MC33201VP		Plastic DIP
Dual	MC33202D	$T_A = -40^\circ$ to $+105^\circ\text{C}$	SO-8
	MC33202P		Plastic DIP
	MC33202VD	$T_A = -55^\circ$ to $+125^\circ\text{C}$	SO-8
	MC33202VP		Plastic DIP
Quad	MC33204D	$T_A = -40^\circ$ to $+105^\circ\text{C}$	SO-14
	MC33204DTB		TSSOP-14
	MC33204P		Plastic DIP
	MC33204VD	$T_A = -55^\circ$ to $+125^\circ\text{C}$	SO-14
	MC33204VDTB		TSSOP-14
	MC33204VP		Plastic DIP

**MC33201
MC33202
MC33204**

LOW VOLTAGE RAIL-TO-RAIL OPERATIONAL AMPLIFIERS




P SUFFIX
PLASTIC PACKAGE
CASE 626




(Single, Top View)



D SUFFIX
PLASTIC PACKAGE
CASE 751
(SO-8)



(Dual, Top View)




P SUFFIX
PLASTIC PACKAGE
CASE 646



D SUFFIX
PLASTIC PACKAGE
CASE 751A
(SO-14)



DTB SUFFIX
PLASTIC PACKAGE
CASE 948G
(TSSOP-14)



(Quad, Top View)

MC33201 MC33202 MC33204

DC ELECTRICAL CHARACTERISTICS (T_A = 25°C)

Characteristic	V _{CC} = 2.0 V	V _{CC} = 3.3 V	V _{CC} = 5.0 V	Unit
Input Offset Voltage V _{IO} (max)				mV
MC33201	± 8.0	± 8.0	± 6.0	
MC33202	±10	±10	± 8.0	
MC33204	±12	±12	±10	
Output Voltage Swing V _{OH} (R _L = 10 kΩ) V _{OL} (R _L = 10 kΩ)	1.9 0.10	3.15 0.15	4.85 0.15	V _{min} V _{max}
Power Supply Current per Amplifier (I _D)	1.125	1.125	1.125	mA

Specifications at V_{CC} = 3.3 V are guaranteed by the 2.0 V and 5.0 V tests. V_{EE} = Gnd.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage (V _{CC} to V _{EE})	V _S	+13	V
Input Differential Voltage Range	V _{IDR}	(Note 1)	V
Common Mode Input Voltage Range (Note 2)	V _{CM}	V _{CC} + 0.5 V to V _{EE} - 0.5 V	V
Output Short Circuit Duration	t _s	(Note 3)	sec
Maximum Junction Temperature	T _J	+150	°C
Storage Temperature	T _{stg}	- 65 to +150	°C
Maximum Power Dissipation	P _D	(Note 3)	mW

- NOTES:** 1. The differential input voltage of each amplifier is limited by two internal parallel back-to-back diodes. For additional differential input voltage range, use current limiting resistors in series with the input pins.
 2. The input common mode voltage range is limited by internal diodes connected from the inputs to both supply rails. Therefore, the voltage on either input must not exceed either supply rail by more than 500 mV.
 3. Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded. (See Figure 2)

DC ELECTRICAL CHARACTERISTICS (V_{CC} = + 5.0 V, V_{EE} = Ground, T_A = 25°C, unless otherwise noted.)

Characteristic	Figure	Symbol	Min	Typ	Max	Unit
Input Offset Voltage (V _{CM} = 0 V to 0.5 V, V _{CM} = 1.0 V to 5.0 V) MC33201: T _A = + 25°C T _A = - 40° to +105°C T _A = - 55° to +125°C MC33202: T _A = + 25°C T _A = - 40° to +105°C T _A = - 55° to +125°C MC33204: T _A = + 25°C T _A = - 40° to +105°C T _A = - 55° to +125°C	3	V _{IO}	-	-	6.0 9.0 13 8.0 11 14 10 13 17	mV
Input Offset Voltage Temperature Coefficient (R _S = 50 Ω) T _A = - 40° to +105°C T _A = - 55° to +125°C	4	ΔV _{IO} /ΔT	-	2.0 2.0	-	μV/°C
Input Bias Current (V _{CM} = 0 V to 0.5 V, V _{CM} = 1.0 V to 5.0 V) T _A = + 25°C T _A = - 40° to +105°C T _A = - 55° to +125°C	5, 6	I _B	-	80 100 -	200 250 500	nA
Input Offset Current (V _{CM} = 0 V to 0.5 V, V _{CM} = 1.0 V to 5.0 V) T _A = + 25°C T _A = - 40° to +105°C T _A = - 55° to +125°C	-	I _{IO}	-	5.0 10 -	50 100 200	nA
Common Mode Input Voltage Range	-	V _{ICR}	V _{EE}	-	V _{CC}	V

MC33201 MC33202 MC33204

DC ELECTRICAL CHARACTERISTICS (continued) ($V_{CC} = +5.0\text{ V}$, $V_{EE} = \text{Ground}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.)

Characteristic	Figure	Symbol	Min	Typ	Max	Unit
Large Signal Voltage Gain ($V_{CC} = +5.0\text{ V}$, $V_{EE} = -5.0\text{ V}$) $R_L = 10\text{ k}\Omega$ $R_L = 600\ \Omega$	7	A_{VOL}	50 25	300 250	– –	kV/V
Output Voltage Swing ($V_{ID} = \pm 0.2\text{ V}$) $R_L = 10\text{ k}\Omega$ $R_L = 10\text{ k}\Omega$ $R_L = 600\ \Omega$ $R_L = 600\ \Omega$	8, 9, 10	V_{OH} V_{OL} V_{OH} V_{OL}	4.85 – 4.75 –	4.95 0.05 4.85 0.15	– 0.15 – 0.25	V
Common Mode Rejection ($V_{in} = 0\text{ V}$ to 5.0 V)	11	CMR	60	90	–	dB
Power Supply Rejection Ratio $V_{CC}/V_{EE} = 5.0\text{ V/Gnd}$ to 3.0 V/Gnd	12	PSRR	500	25	–	$\mu\text{V/V}$
Output Short Circuit Current (Source and Sink)	13, 14	I_{SC}	50	80	–	mA
Power Supply Current per Amplifier ($V_O = 0\text{ V}$) $T_A = -40^\circ$ to $+105^\circ\text{C}$ $T_A = -55^\circ$ to $+125^\circ\text{C}$	15	I_D	– –	0.9 0.9	1.125 1.125	mA

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = +5.0\text{ V}$, $V_{EE} = \text{Ground}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.)


Characteristic	Figure	Symbol	Min	Typ	Max	Unit
Slew Rate ($V_S = \pm 2.5\text{ V}$, $V_O = -2.0\text{ V}$ to $+2.0\text{ V}$, $R_L = 2.0\text{ k}\Omega$, $A_V = +1.0$)	16, 26	SR	0.5	1.0	–	V/ μs
Gain Bandwidth Product ($f = 100\text{ kHz}$)	17	GBW	–	2.2	–	MHz
Gain Margin ($R_L = 600\ \Omega$, $C_L = 0\text{ pF}$)	20, 21, 22	AM	–	12	–	dB
Phase Margin ($R_L = 600\ \Omega$, $C_L = 0\text{ pF}$)	20, 21, 22	ϕ_M	–	65	–	Deg
Channel Separation ($f = 1.0\text{ Hz}$ to 20 kHz , $A_V = 100$)	23	CS	–	90	–	dB
Power Bandwidth ($V_O = 4.0\text{ V}_{pp}$, $R_L = 600\ \Omega$, $\text{THD} \leq 1\%$)		BW _P	–	28	–	kHz
Total Harmonic Distortion ($R_L = 600\ \Omega$, $V_O = 1.0\text{ V}_{pp}$, $A_V = 1.0$) $f = 1.0\text{ kHz}$ $f = 10\text{ kHz}$	24	THD	– –	0.002 0.008	– –	%
Open Loop Output Impedance ($V_O = 0\text{ V}$, $f = 2.0\text{ MHz}$, $A_V = 10$)		$ Z_O $	–	100	–	Ω
Differential Input Resistance ($V_{CM} = 0\text{ V}$)		R_{in}	–	200	–	k Ω
Differential Input Capacitance ($V_{CM} = 0\text{ V}$)		C_{in}	–	8.0	–	pF
Equivalent Input Noise Voltage ($R_S = 100\ \Omega$) $f = 10\text{ Hz}$ $f = 1.0\text{ kHz}$	25	e_n	– –	25 20	– –	nV/ $\sqrt{\text{Hz}}$
Equivalent Input Noise Current $f = 10\text{ Hz}$ $f = 1.0\text{ kHz}$	25	i_n	– –	0.8 0.2	– –	pA/ $\sqrt{\text{Hz}}$

2

6367253 0100530 3T9

MC33201 MC33202 MC33204

Figure 1. Circuit Schematic
(Each Amplifier)



2

This device contains 70 active transistors (each amplifier).

6367253 0100531 235

MC33201 MC33202 MC33204

2

Figure 2. Maximum Power Dissipation versus Temperature




Figure 3. Input Offset Voltage Distribution




Figure 4. Input Offset Voltage Temperature Coefficient Distribution




Figure 5. Input Bias Current versus Temperature




Figure 6. Input Bias Current versus Common Mode Voltage





Figure 7. Open Loop Voltage Gain versus Temperature



6367253 0100532 171

MC33201 MC33202 MC33204

Figure 8. Output Voltage Swing versus Supply Voltage





Figure 9. Output Saturation Voltage versus Load Current



2

Figure 10. Output Voltage versus Frequency




Figure 11. Common Mode Rejection versus Frequency




Figure 12. Power Supply Rejection versus Frequency





Figure 13. Output Short Circuit Current versus Output Voltage



6367253 0100533 008

MC33201 MC33202 MC33204

2

Figure 14. Output Short Circuit Current versus Temperature




Figure 15. Supply Current per Amplifier versus Supply Voltage with No Load




Figure 16. Slew Rate versus Temperature




Figure 17. Gain Bandwidth Product versus Temperature




Figure 18. Voltage Gain and Phase versus Frequency





Figure 19. Voltage Gain and Phase versus Frequency



MC33201 MC33202 MC33204

2

Figure 20. Gain and Phase Margin versus Temperature




Figure 21. Gain and Phase Margin versus Differential Source Resistance




Figure 22. Gain and Phase Margin versus Capacitive Load




Figure 23. Channel Separation versus Frequency




Figure 24. Total Harmonic Distortion versus Frequency





Figure 25. Equivalent Input Noise Voltage and Current versus Frequency



MC33201 MC33202 MC33204

General Information

2

The MC33201/2/4 family of operational amplifiers are unique in their ability to swing rail-to-rail on both the input and the output with a completely bipolar design. This offers low noise, high output current capability and a wide common mode input voltage range even with low supply voltages. Operation is guaranteed over an extended temperature range and at supply voltages of 2.0 V, 3.3 V and 5.0 V and ground.

Since the common mode input voltage range extends from V_{CC} to V_{EE} , it can be operated with either single or split voltage supplies. The MC33201/2/4 are guaranteed not to latch or phase reverse over the entire common mode range, however, the inputs should not be allowed to exceed maximum ratings.

Circuit Information

Rail-to-rail performance is achieved at the input of the amplifiers by using parallel NPN-PNP differential input stages. When the inputs are within 800 mV of the negative rail, the PNP stage is on. When the inputs are more than 800 mV greater than V_{EE} , the NPN stage is on. This switching of input pairs will cause a reversal of input bias currents (see Figure 6). Also, slight differences in offset voltage may be noted between the NPN and PNP pairs. Cross-coupling techniques have been used to keep this change to a minimum.

In addition to its rail-to-rail performance, the output stage is current boosted to provide 80 mA of output current, enabling the op amp to drive $600\ \Omega$ loads. Because of this high output current capability, care should be taken not to exceed the 150°C maximum junction temperature.

Figure 26. Noninverting Amplifier Slew Rate




Figure 27. Small Signal Transient Response




Figure 28. Large Signal Transient Response

