

General Description

The MAX13442E/MAX13444E are fault-protected RS-485 and J1708 transceivers that feature ±80V protection from signal faults on communication bus lines. The MĂX13442E/MAX13444E feature a reduced slew-rate driver that minimizes EMI and reflections, allowing error-free transmission up to 250kbps. The MAX13443E driver can transmit up to 10Mbps. The high-speed MAX13443E RS-485 tranceiver features ±60V protection from signal faults on communication bus lines. These transceivers feature foldback current limit. Each device contains one differential line driver with three-state output and one differential line receiver with three-state input. The 1/4-unitload receiver input impedance allows up to 128 transceivers on a single bus. The devices operate from a 5V supply. True fail-safe inputs guarantee a logic-high receiver output when the receiver inputs are open, shorted, or connected to an idle data line.

Hot-swap circuitry eliminates false transitions on the data bus during circuit initialization or connection to a live backplane. Short-circuit current-limiting and thermal-shutdown circuitry protect the driver against excessive power dissipation, and on-chip ±15kV ESD protection eliminates costly external protection devices.

The MAX13442E/MAX13443E/MAX13444E are available in an 8-pin SO package and are specified over the automotive temperature range.

Applications

RS-422/RS-485

Communications Systems

Truck and Trailer **Applications**

Industrial Networks

Telecommunications


Automotive Applications

HVAC Controls

Selector Guide

PART	TYPE	DATA RATE (Mbps)	FAULT PROTECTION (V)	LOW-POWER SHUTDOWN	RECEIVER/DRIVER ENABLE	TRANSCEIVERS ON BUS	HOT SWAP
MAX13442E	RS-485	0.25	±80	Yes	Yes	128	Yes
MAX13443E	RS-485	10	±60	Yes	Yes	128	Yes
MAX13444E	J1708	0.25	±80	Yes	Yes	128	Yes (only RE)

Pin Configurations and Typical Operating Circuits



Maxim Integrated Products

Features

♦ ±15kV ESD Protection

- ♦ ±80V Fault Protection (±60V MAX13443E)
- ♦ Guaranteed 10Mbps Data Rate (MAX13443E)
- **♦** Hot-Swappable for Telecom Applications
- **♦ True Fail-Safe Receiver Inputs**
- **♦** Enhanced Slew-Rate-Limiting Facilitates **Error-Free Data Transmission** (MAX13442E/MAX13444E)
- ♦ Allow Up to 128 Transceivers on the Bus
- ◆ -7V to +12V Common-Mode Input Range
- ♦ ±6mA FoldBack Current Limit
- ♦ Industry-Standard Pinout

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX13442EASA	-40°C to +125°C	8 SO	S8-4
MAX13443EASA	-40°C to +125°C	8 SO	S8-4
MAX13444EASA	-40°C to +125°C	8 SO	S8-4

ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to GND.)	
V _C C	+7V
RE, DE, DE, DI, TXD	0.3V to $(V_{CC} + 0.3V)$
A, B (Note 1) (MAX13442E/MAX13444E).	±80V
A, B (Note 1) (MAX13443E)	±60V
RO	
Short-Circuit Duration (RO, A, B)	Continuous

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
8-Pin SO (derate 5.9mW/°C above +70°C).	471mW
Operating Temperature Range	40°C to +125°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	

Note 1: During normal operation, a termination resistor must be connected between A and B in order to guarantee overvoltage protection up to the absolute maximum rating of this device. When not in operation, these devices can withstand fault voltages up to the maximum rating without a termination resistor and will not be damaged.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +4.75V \text{ to } +5.25V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +5V$ and $T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DRIVER							
Differential Driver Output	\/	Figure 1,	$R_L = 100\Omega$	2		Vcc	V
Differential Driver Output	V _{OD}	Figure 1,	$R_L = 54\Omega$	1.5		Vcc	٧
Change in Magnitude of Differential Output Voltage	ΔV _{OD}	Figure 1,	$R_L = 100\Omega$ or 54Ω (Note 2)			0.2	٧
Driver Common-Mode Output Voltage	Voc	Figure 1,	$R_L = 100\Omega$ or 54Ω		V _{CC} / 2	3	V
Change in Magnitude of Common-Mode Voltage	ΔV _{OC}	0 ,	$R_L = 100\Omega$ or 54Ω (Note 2) 42E/MAX13443E)			0.2	V
DRIVER LOGIC	•	•		'			
Driver-Input High Voltage	V _{DIH}			2			V
Driver-Input Low Voltage	V _{DIL}					0.8	V
Driver-Input Current	I _{DIN}					±2	μΑ
Driver Short-Circuit Output Current	loop	0 ≤ Vout	≤ +12V			+350	mA
(Note 3)	I _{OSD}	-7V ≤ V _O (JT ≤ V _{CC}	-350			IIIA
Driver Short-Circuit Foldback	IOSDF	(V _C C - 1V) ≤ V _{OUT} ≤ +12V (Note 3)	+25			mA
Output Current	IOSDF	-7V ≤ Vol	JT ≤ +1V (Note 3)			-25	ША
Driver-Limit Short-Circuit Foldback	lospl	V _{OUT} ≥+	20V, $R_L = 100\Omega$	+6			mA
Output Current	IOSDL	V _{OUT} ≤ -1	5V, $R_L = 100\Omega$			-6	ША
RECEIVER		_	1				
		A, B	$V_{CC} = GND, V_{A, B} = 12V$			250	μA
Input Current	I _{A,B}	receive	V _A , _B = -7V			-150	μ/ (
		mode	$V_{A, B} = \pm 80V$			±6	mA
Receiver-Differential Threshold Voltage	V _{TH}	-7V ≤ V _{CM} ≤ +12V		-200		-50	mV
Receiver-Input Hysteresis	ΔVTH				25		mV

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +4.75V \text{ to } +5.25V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +5V$ and $T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
RECEIVER LOGIC							
Output-High Voltage	Voh	Figure 2, I	I _{OH} = -1.6mA	Vcc - 0.6	5		V
Output-Low Voltage	V _{OL}	Figure 2, I	I _{OL} = 1mA			0.4	V
Tri-State Output Current at Receiver	Iozr	0 ≤ V _A , B ≤	≤Vcc			±1	μΑ
Receiver Input Resistance	R _{IN}	-7V ≤ V _{CN}	ı ≤ +12V	48			kΩ
Receiver Output Short-Circuit Current	Iosr	0V ≤ V _{RO}	≤ V _C C			±95	mA
CONTROL							
Control-Input High Voltage	V _{CIH}	DE, DE, R	Ē	2			V
Input-Current Latch During First Rising Edge	I _{IN}	DE, RE			90		μΑ
SUPPLY CURRENT				•			
Named Operation	laa	No load,	I(DE = HE = GIND) (W/ OCTOTATE)			30	A
Normal Operation	Icc	DI = V _{CC} or GND	$(DE = V_{CC}, \overline{RE} = GND)$ (MAX13443E)			10	mA
			D, RE = V _{CC} 42E/ MAX13443E)			20	
Supply Current in Shutdown Mode	12HDIN	DE = GND, RE = V _{CC} , T _A = +25°C (MAX13442E/MAX13443E)				10	μΑ
		$\overline{DE} = \overline{RE} = V_{CC} (MAX13444E)$				100	
		$\overline{DE} = \overline{RE} = V_{CC}, T_A = +25^{\circ}C \text{ (MAX13444E)}$				10	
Supply Current with Output Shorted to ±60V	ISHRT		D, RE = GND, no load ri-state (MAX13443E)			±15	mA

PROTECTION SPECIFICATIONS

 $(V_{CC} = +4.75V \text{ to } +5.25V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +5V$ and $T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIO		ITIONS	MIN	TYP	MAX	UNITS
Overvoltage Protection		I A D. Door 1505 O		MAX13442E/ MAX13444E	±80			V
		11[- 0+32		MAX13443E	±60			
ESD Protection		A, B Human Body Mod		Body Model		±15		kV

SWITCHING CHARACTERISTICS (MAX13442E/MAX13444E)

 $(V_{CC} = +4.75 \text{V to } +5.25 \text{V}, \, T_A = T_{MIN} \, \text{to } \, T_{MAX}, \, \text{unless otherwise noted}. \, \text{Typical values are at } \, V_{CC} = +5 \text{V and } \, T_A = +25 ^{\circ} \text{C.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Driver Propagation Delay	tplha,	Figure 3, $R_L = 54\Omega$, $C_L = 50pF$ (MAX13442E)			2000	no
Driver Propagation Delay	tPLHB	$R_{DIFF} = 60\Omega$, $C_{DIFF} = 100pF$ (MAX13444E)			2000	ns
Driver Differential Propagation Delay	tDPLH, tDPHL	$R_L = 54\Omega$, $C_L = 50$ pF, Figure 4			2000	ns
Driver Differential Output Transition Time	t _{LH} ,t _{HL}	$R_L = 54\Omega$, $C_L = 50$ pF, Figure 4	200		2000	ns
Driver Output Skew	tskewab, tskewba	$R_L = 54\Omega$, $C_L = 50pF$, $t_{SKEWAB} = t_{PLHA} - t_{PHLB} $, $t_{SKEWBA} = t_{PLHB} - t_{PHLA} $			350	ns
Differential Driver Output Skew	tDSKEW	$R_L = 54\Omega$, $C_L = 50pF$, $t_{DSKEW} = t_{DPLH} - t_{DPHL} $			200	ns
Maximum Data Rate	fMAX		250			kbps
Driver Enable Time to Output High	tpdzh	$R_L = 500\Omega$, $C_L = 50$ pF, Figure 5			2000	ns
Driver Disable Time from Output High	tpdhz	$R_L = 500\Omega$, $C_L = 50pF$, Figure 5			2000	ns
Driver Enable Time from Shutdown to Output High	tpdhs	$R_L = 500\Omega$, $C_L = 50pF$, Figure 5			4.2	μs
Driver Enable Time to Output Low	tpdzl	$R_L = 500\Omega$, $C_L = 50pF$, Figure 6			2000	ns
Driver Disable Time from Output Low	tpDLZ	$R_L = 500\Omega$, $C_L = 50$ pF, Figure 6			2000	ns
Driver Enable Time from Shutdown to Output Low	tpdls	$R_L = 500\Omega$, $C_L = 50pF$, Figure 6			4.2	μs
Driver Time to Shutdown	tshdn	$R_L = 500\Omega$, $C_L = 50pF$			800	ns
Receiver Propagation Delay	t _{RPLH} , t _{RPHL}	C _L = 20pF, V _{ID} = 2V, V _{CM} = 0V, Figure 7			2000	ns
Receiver Output Skew	trskew	C _L = 20pF, t _{RSKEW} = It _{RPLH} - t _{RPHL} I			200	ns
Receiver Enable Time to Output High	trpzh	$R_L = 1k\Omega$, $C_L = 20pF$, Figure 8			2000	ns
Receiver Disable Time from Output High	trphz	$R_L = 1k\Omega$, $C_L = 20pF$, Figure 8			2000	ns
Receiver Wake Time from Shutdown	trpwake	$R_L = 1k\Omega$, $C_L = 20pF$, Figure 8			4.2	μs
Receiver Enable Time to Output Low	trpzl	$R_L = 1k\Omega$, $C_L = 20pF$, Figure 8		2000	ns	
Receiver Disable Time from Output Low	trplz	$R_L = 1k\Omega$, $C_L = 20pF$, Figure 8			2000	ns
Receiver Time to Shutdown	tshdn	$R_L = 500\Omega$, $C_L = 50pF$			800	ns

SWITCHING CHARACTERISTICS (MAX13443E)

 $(V_{CC} = +4.75V \text{ to } +5.25V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$


PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS
Driver Propagation Delay	tplha, tplhb	$R_L = 27\Omega$, $C_L = 50pF$, Figure 3			60	ns
Driver Differential Propagation Delay	t _{DPLH} , t _{DPHL}	$R_L = 54\Omega$, $C_L = 50$ pF, Figure 4			60	ns
Driver Differential Output Transition Time	t _{LH} ,t _{HL}	$R_L = 54\Omega$, $C_L = 50$ pF, Figure 4			25	ns
Driver Output Skew	tskewab, tskewba	$R_L = 54\Omega$, $C_L = 50$ pF, tskewab = tplha - tphlb , tskewba = tplhb - tphla			10	ns
Differential Driver Output Skew	tdskew	$R_L = 54\Omega$, $C_L = 50$ pF, tDSKEW = $ t_{DPLH} - t_{DPHL} $			10	ns
Maximum Data Rate	fMAX		10			Mbps
Driver Enable Time to Output High	t _{PDZH}	$R_L = 500\Omega$, $C_L = 50pF$, Figure 5			1200	ns
Driver Disable Time from Output High	t _{PDHZ}	$R_L = 500\Omega$, $C_L = 50pF$, Figure 5			1200	ns
Driver Enable Time from Shutdown to Output High	^t PDHS	$R_L = 500\Omega$, $C_L = 50pF$, Figure 5			4.2	μs
Driver Enable Time to Output Low	tpdzl	$R_L = 500\Omega$, $C_L = 50pF$, Figure 6			1200	ns
Driver Disable Time from Output Low	tpdlz	$R_L = 500\Omega$, $C_L = 50pF$, Figure 6			1200	ns
Driver Enable Time from Shutdown to Output Low	tpdls	$R_L = 500\Omega$, $C_L = 50pF$, Figure 6			4.2	μs
Driver Time to Shutdown	tshdn	$R_L = 500\Omega$, $C_L = 50pF$, Figure 6			800	ns
Receiver Propagation Delay	t _{RPLH} , t _{RPHL}	C _L = 20pF, V _{ID} = 2V, V _{CM} = 0V, Figure 7			85	ns
Receiver Output Skew	trskew	C _L = 20pF, t _{RSKEW} = lt _{RPLH} - t _{RPHL} I			15	ns
Receiver Enable Time to Output High	trpzh	$R_L = 1k\Omega$, $C_L = 20pF$, Figure 8			400	ns
Receiver Disable Time from Output High	trphz	$R_L = 1k\Omega$, $C_L = 20pF$, Figure 8			400	ns
Receiver Wake Time from Shutdown	trpwake	$R_L = 1k\Omega$, $C_L = 20pF$, Figure 8			4.2	μs
Receiver Enable Wake Time from Shutdown	trpsh	$R_L = 1k\Omega$, $C_L = 20pF$, Figure 8			400	ns
Receiver Disable Time from Output Low	trplz	$R_L = 1k\Omega$, $C_L = 20pF$, Figure 8			400	ns
Receiver Time to Shutdown	tshdn	$R_L = 500\Omega$, $C_L = 50pF$			800	ns


Note 2: ΔV_{OD} and ΔV_{OC} are the changes in V_{OD} and V_{OC}, respectively, when the DI input changes state.


Note 3: The short-circuit output current applies to peak current just before foldback current limiting. The short-circuit foldback output current applies during current limiting to allow a recovery from bus contention.

Typical Operating Characteristics


 $(V_{CC} = +5V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$









RECEIVER OUTPUT CURRENT vs. Output-low voltage 40




RECEIVER OUTPUT CURRENT vs. OUTPUT-HIGH VOLTAGE



RECEIVER OUTPUT VOLTAGE vs. TEMPERATURE




DRIVER OUTPUT CURRENT vs. DIFFERENTIAL OUTPUT VOLTAGE




Typical Operating Characteristics (continued)

($V_{CC} = +5V$, $T_A = +25$ °C, unless otherwise noted.)


DRIVER OUTPUT CURRENT vs. DIFFERENTIAL OUTPUT VOLTAGE




DIFFERENTIAL OUTPUT VOLTAGE vs. Temperature




DIFFERENTIAL OUTPUT VOLTAGE vs. TEMPERATURE



A, B CURRENT vs. A, B VOLTAGE (TO GROUND)



A, B CURRENT vs. A, B VOLTAGE (TO GROUND)



Test Circuits and Waveforms




Figure 1. Driver VoD and Voc




Figure 2. Receiver VOH and VOL




Figure 3. Driver Propagation Times




Figure 4. Driver Differential Output Delay and Transition Times

8 ______ /N/XI/N

Test Circuits and Waveforms (continued)




Figure 5. Driver Enable and Disable Times




Figure 6. Driver Enable and Disable Times




Figure 7. Receiver Propagation Delay

Test Circuits and Waveforms (continued)




Figure 8. Receiver Enable and Disable Times

Note 4: The input pulse is supplied by a generator with the following characteristics: f = 5MHz, 50% duty cycle; $t_r \le 6ns$; $Z_0 = 50\Omega$.

Note 5: CL includes probe and stray capacitance.

Pin Description

PIN			
MAX13442E MAX13443E	MAX13444E	NAME	FUNCTION
1	1	RO	Receiver Output. If the receiver is enabled and (A - B) ≥ -50mV, RO = high; if (A - B) ≤ -200mV, RO = low.
2	2	RE	Receiver Output Enable. Pull RE low to enable RO.
3	_	DE	Driver Output Enable. Force DE high to enable driver. Pull DE low to tri-state the driver output. Drive RE high and pull DE low to enter low-power shutdown mode.
4	_	DI	Driver Input. A logic low on DI forces the noninverting output low and the inverting output high. A logic high on DI forces the noninverting output high and the inverting output low.
5	5	GND	Ground
6	6	А	Noninverting Receiver Input/Driver Output
7	7	В	Inverting Receiver Input/Driver Output
8	8	Vcc	Positive Supply, V_{CC} = +4.75V to +5.25V. For normal operation, bypass V_{CC} to GND with a 0.1 μ F ceramic capacitor. For full ESD protection, bypass V_{CC} to GND with 1 μ F ceramic capacitor.
_	3	DE	Driver Output Enable. Pull \overline{DE} low to enable the outputs. Force \overline{DE} high to tri-state the outputs. Drive \overline{RE} and \overline{DE} high to enter low-power shutdown mode.
_	4	TXD	J1708 Input. A logic low on TXD forces outputs A and B to the dominant state. A logic high on TXD forces outputs A and B to the recessive state.

_____Function Tables

Table 1. MAX13442E/MAX13443E (RS-485/RS-422)

TRANSMITTING									
	INPUTS	OUTI	PUTS						
RE	DE	DI	Α	В					
0	0	Χ	High-Z	High-Z					
0	1	0	0	1					
0	1	1	1	0					
1	0	Χ	Shutdown	Shutdown					
1	1	0	0	1					
1	1	1	1	0					

X = Don't care.

Table 2. MAX13444E (J1708) Application

TRANSMITTING									
INP	UTS	OUTF	PUTS	CONDITIONS					
TXD	DE	Α	В	_					
0	1	High-Z	High-Z	_					
1	1	High-Z	High-Z	_					
0	0	1	0	Dominant state					
1	0	High-Z	High-Z	Recessive state					

Table 3. MAX13442E/MAX13443E (RS-485/RS-422)

RECEIVING					
INPUTS			OUTPUTS		
RE	DE	(A - B)	RO		
0	X	≥-0.05V	1		
0	X	≤-0.2V	0		
0	X	Open/shorted	1		
1	1	X	High-Z		
1	0	X	Shutdown		

X = Don't care.

Table 4. MAX13444E (RS-485/RS-422)

RECEIVING					
INPUTS			OUTPUTS		
RE	DE	(A - B)	RO		
0	X	≥-0.05V	1		
0	X	≤-0.2V	0		
0	X	Open/shorted	1		
1	0	X	High-Z		
1	1	X	Shutdown		

X = Don't care.

Detailed Description

The MAX13442E/MAX13443E/MAX13444E fault-protected transceivers for RS-485/RS-422 and J1708 communication contain one driver and one receiver. These devices feature fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted, or when they are connected to a terminated transmission line with all drivers disabled (see the True Fail-Safe section). All devices have a hot-swap input structure that prevents disturbances on the differential signal lines when a circuit board is plugged into a hot backplane (see the Hot-Swap Capability section). The MAX13442E/MAX13444E feature a reduced slew-rate driver that minimizes EMI and reduces reflections caused by improperly terminated cables, allowing error-free data transmission up to 250kbps (see the Reduced EMI and Reflections section). The MAX13443E driver is not slewrate limited, allowing transmit speeds up to 10Mbps.

Driver

The driver accepts a single-ended, logic-level input (DI) and transfers it to a differential, RS-485/RS-422 level output (A and B). Deasserting the driver enable places the driver outputs (A and B) into a high-impedance state.

Receiver

The receiver accepts a differential, RS-485/RS-422 level input (A and B), and transfers it to a single-ended, logic-level output (RO). Deasserting the receiver enable places the receiver inputs (A and B) into a high-impedance state (see Tables 1–4).

Low-Power Shutdown

The MAX13442E/MAX13443E/MAX13444E offer a low-power shutdown mode. Force DE low and $\overline{\text{RE}}$ high to shut down the MAX13442E/MAX13443E. Force $\overline{\text{DE}}$ and $\overline{\text{RE}}$ high to shut down the MAX13444E. A time delay of 50ns prevents the device from accidentally entering shutdown due to logic skews when switching between transmit and receive modes. Holding DE low and $\overline{\text{RE}}$ high for at least 800ns guarantees that the MAX13442E/MAX13443E enter shutdown. In shutdown, the devices consume a maximum 20µA supply current.

±80V Fault Protection

The driver outputs/receiver inputs of RS-485 devices in industrial network applications often experience voltage faults resulting from shorts to the power grid that exceed the -7V to +12V range specified in the EIA/TIA-485 standard. In these applications, ordinary RS-485 devices (typical absolute maximum -8V to +12.5V) require costly external protection devices. To reduce system complexity and eliminate this need for external protection, the dri-

ver outputs/receiver inputs of the MAX13442E/MAX13444E withstand voltage faults up to ±80V (±60V for the MAX13443E) with respect to ground without damage. Protection is guaranteed regardless whether the device is active, shut down, or without power.

True Fail-Safe

The MAX13442E/MAX13443E/MAX13444E use a -50mV to -200mV differential input threshold to ensure true fail-safe receiver inputs. This threshold guarantees the receiver outputs a logic high for shorted, open, or idle data lines. The -50mV to -200mV threshold complies with the ±200mV threshold EIA/TIA-485 standard.

±15kV ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against ESD encountered during handling and assembly. The MAX13442E/MAX13443E/MAX13444E receiver inputs/ driver outputs (A, B) have extra protection against static electricity found in normal operation. Maxim's engineers have developed state-of-the-art structures to protect these pins against ±15kV ESD without damage. After an ESD event, the MAX13442E/MAX13443E/MAX13444E continue working without latchup.

ESD protection can be tested in several ways. The receiver inputs are characterized for protection to ±15kV using the Human Body Model.

ESD Test Conditions

ESD performance depends on a number of conditions. Contact Maxim for a reliability report that documents test setup, methodology, and results.

Human Body Model

Figure 9a shows the Human Body Model, and Figure 9b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the device through a $1.5k\Omega$ resistor.

Driver Output Protection

Two mechanisms prevent excessive output current and power dissipation caused by faults or bus contention. The first, a foldback current limit on the driver output stage, provides immediate protection against short circuits over the whole common-mode voltage range. The second, a thermal shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature exceeds +160°C. Normal operation resumes when the die temperature cools to +140°C, resulting in a pulsed output during continuous short-circuit conditions.

Hot-Swap Capability

Hot-Swap Inputs

Inserting circuit boards into a hot, or powered, backplane may cause voltage transients on DE, RE, and receiver inputs A and B that can lead to data errors. For example, upon initial circuit board insertion, the processor undergoes a power-up sequence. During this period, the high-impedance state of the output drivers makes them unable to drive the MAX13442E/MAX13443E/ MAX13444E enable inputs to a defined logic level. Meanwhile, leakage currents of up to 10µA from the high-impedance output, or capacitively coupled noise from VCC or GND, could cause an input to drift to an incorrect logic state. To prevent such a condition from occurring, the MAX13442E/MAX13443E/MAX13444E feature hot-swap input circuitry on DE, and RE to guard against unwanted driver activation during hot-swap situations. The MAX13444E has hot-swap input circuitry only on RE. When VCC rises, an internal pulldown (or pullup for RE) circuit holds DE low for at least 10µs, and until the current into DE exceeds 200µA. After the initial power-up sequence, the pulldown circuit becomes transparent, resetting the hot-swap tolerable input.

Hot-Swap Input Circuitry

At the driver-enable input (DE), there are two NMOS devices, M1 and M2 (Figure 10). When VCC ramps from zero, an internal 15µs timer turns on M2 and sets the SR latch, which also turns on M1. Transistors M2, a 2mA current sink, and M1, a 100µA current sink, pull DE to GND through a 5.6k Ω resistor. M2 pulls DE to the disabled state against an external parasitic capacitance up to 100pF that may drive DE high. After 15µs, the timer deactivates M2 while M1 remains on, holding DE low against tri-state leakage currents that may drive DE high. M1 remains on until an external current source overcomes the required input current. At this time, the SR latch resets M1 and turns off. When M1 turns off, DE reverts to a standard, high-impedance CMOS input. Whenever VCC drops below 1V, the input is reset.

A complementary circuit for \overline{RE} uses two PMOS devices to pull \overline{RE} to V_{CC} .




Figure 9a. Human Body ESD Test Model




Figure 9b. Human Body Model Current Waveform




Figure 10. Simplified Structure of the Driver Enable Pin (DE)

Applications Information

128 Transceivers on the Bus

The MAX13442E/MAX13443E/MAX13444E transceivers 1/4-unit-load receiver input impedance ($48k\Omega$) allows up to 128 transceivers connected in parallel on one communication line. Connect any combination of these devices, and/or other RS-485 devices, for a maximum of 32-unit loads to the line.

Reduced EMI and Reflections

The MAX13442E/MAX13444E are slew-rate limited, minimizing EMI and reducing reflections caused by improperly terminated cables. Figure 11 shows the driver output waveform and its Fourier analysis of a 125kHz signal transmitted by a MAX13443E. High-frequency harmonic components with large amplitudes are evident.

Figure 12 shows the same signal displayed for the MAX13442E transmitting under the same conditions. Figure 12's high-frequency harmonic components are much lower in amplitude, compared with Figure 11's, and the potential for EMI is significantly reduced.

In general, a transmitter's rise time relates directly to the length of an unterminated stub, which can be driven with only minor waveform reflections. The following equation expresses this relationship conservatively:

 $length = t_{RISE} / (10 \times 1.5 ns/ft)$

where trush is the transmitter's rise time.

For example, the MAX13442E's rise time is typically 800ns, which results in excellent waveforms with a stub length up to 53ft. A system can work well with longer unterminated stubs, even with severe reflections, if the waveform settles out before the UART samples them.

RS-485 Applications

The MAX13442E/MAX13443E/MAX13444E transceivers provide bidirectional data communications on multipoint bus transmission lines. Figure 13 shows a typical network application circuit. The RS-485 standard covers line lengths up to 4000ft. To minimize reflections and reduce data errors, terminate the signal line at both ends in its characteristic impedance, and keep stub lengths off the main line as short as possible.




Figure 11. Driver Output Waveform and FFT Plot of the MAX13443E Transmitting a 125kHz Signal




Figure 12. Driver Output Waveform and FFT Plot of the MAX13442E Transmitting a 125kHz Signal

J1708 Applications

The MAX13444E is designed for J1708 applications. To configure the MAX13444E, connect \overline{DE} and \overline{RE} to GND. Connect the signal to be transmitted to TXD. Terminate the bus with the load circuit as shown in Figure 14. The drivers used by SAE J1708 are used in a dominant-mode application. \overline{DE} is active low; a high input on \overline{DE} places the outputs in high impedance. When the driver is disabled (TXD high or \overline{DE} high), the bus is pulled high by external bias resistors R1 and R2. Therefore, a logic-level high is encoded as recessive. When all transceivers are

idle in this configuration, all receivers output logic high because of the pullup resistor on A and pulldown resistor on B. R1 and R2 provide the bias for the recessive state. C1 and C2 combine to form a lowpass filter, effective for reducing FM interference. R2, C1, R4, and C2 combine to form a 1.6MHz lowpass filter, effective for reducing AM interference. Because the bus is unterminated, at high frequencies, R3 and R4 perform a pseudotermination. This makes the implementation more flexible, as no specific termination nodes are required at the ends of the bus.




Figure 13. MAX13442E/MAX13443E Typical RS-485 Network





Figure 14. J1708 Application Circuit (See Tables 2 and 4)

Chip Information


TRANSISTOR COUNT: 310 PROCESS: BICMOS

Pin Configurations and Typical Operating Circuits (continued)



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



_Revision History

Pages changed at Rev 1: 1, 2, 7, 18

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

18 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600