

16

ardware

Manuá

M16C/6N4 Group Hardware Manual

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

Before using this material, please visit our website to confirm that this is the most current document available.

Rev. 1.00 Revision date: May 30, 2003 RenesasTechnology www.renesas.com

Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.


Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/
- or the country of destination is prohibited.
 Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

How to Use This Manual

This hardware manual provides detailed information on features in the M16C/6N4 Group microcomputer. Users are expected to have basic knowledge of electric circuits, logical circuits and microcomputer.

Each register diagram contains bit functions with the following symbols and descriptions.



*1

Blank:Set to "0" or "1" according to your intended use

- 0: Set to "0"
- 1: Set to "1"
- X: Nothing is assigned

*2

- RW: Read and write
- RO: Read only
- WO: Write only
- -: Nothing is assigned

*3

Terms to use here are explained as follows.

Nothing is assigned

Nothing is assigned to the bit concerned. When write, set to "0" for new function in future plan.

Reserved bit

Reserved bit. Set the specified value.

Avoid this setting

The operation at having selected is not guaranteed.

- Function varies depending on each operation mode
 - Bit function varies depending on peripheral function mode.
 - Refer to register diagrams in each mode.

M16C Family Documents

The following document is prepared with the M16C family.

Document	Contents	
Short Sheet	Hardware overview	
Data Sheet	Hardware overview and electrical characteristics	
Hardware Manual	Hardware specifications (pin assignments, memory maps, specifications	
	of peripheral functions, electrical characteristics, timing charts)	
Software Manual	Detailed description about instructions and microcomputer performar	
	by each instruction	
Application Note	Application examples of peripheral functions	
	Sample programs	
	 Introductory description about basic functions in M16C family 	
	 Programming method with the assembly and C languages 	

Table of Contents

Quick Reference to Pages Classified by Address

Overview	1
Applications	
Performance Outline	2
Block Diagram	
Product List	
Pin Configuration	5
Pin Description	6
Memory	8
Central Processing Unit (CPU)	9
(1) Data Registers (R0, R1, R2, and R3)	9
(2) Address Registers (A0 and A1)	9
(3) Frame Base Register (FB)	
(4) Interrupt Table Register (INTB)	
(5) Program Counter (PC)	
(6) User Stack Pointer (USP), Interrupt Stack Pointer (ISP)	
(7) Static Base Register (SB)	
(8) Flag Register (FLG)	
SFR	
Reset	27
Hardware Reset	
Software Reset	27
Watchdog Timer Reset	
Oscillation Stop Detection Reset	
Processor Mode	
(1) Types of Processor Mode	
(2) Setting Processor Modes	
Bus	
Bus Mode	
Bus Control	
(1) Address Bus	
(2) Data Bus	
(3) Chip Select Signal	
(4) Read and Write Signals	
(5) ALE Signal	
(6) The RDY Signal	
(7) HOLD Signal	
(8) BCLK Output	
(9) External Bus Status When Internal Area Accessed	
(10) Software Wait	

Clock Generation Circuit	47
(1) Main Clock	
(2) Sub Clock	
(3) Ring Oscillator Clock	57
(4) PLL Clock	57
CPU Clock and Peripheral Function Clock	
(1) CPU Clock and BCLK	
(2) Peripheral Function Clock (f1, f2, f8, f32, f1s10, f2s10, f8s10, f32s10, fAD, fCAN0, fCAN1, fC32)	59
Clock Output Function	
Power Control	60
(1) Normal Operation Mode	60
(2) Wait Mode	62
(3) Stop Mode	64
Oscillation Stop and Re-oscillation Detection Function	
Protection	71
Interrupts	72
Type of Interrupts	
Software Interrupts	73
Hardware Interrupts	74
Interrupts and Interrupt Vector	75
Interrupt Control	77
INT Interrupt	
NMI Interrupt	
Key Input Interrupt	
CAN0/1 Wake-up Interrupt	
Address Match Interrupt	
Watchdog Timer	90
DMAC	92
1. Transfer Cycle	
2. DMA Transfer Cycles	
3. DMA Enable	
4. DMA Request	
5. Channel Priority and DMA Transfer Timing	
Timers	
Timer A	
1. Timer Mode	
2. Event Counter Mode	
3. One-shot Timer Mode	114
4. Pulse Width Modulation (PWM) Mode	116
Timer B	119
1. Timer Mode	
2. Event Counter Mode	
3. Pulse Period and Pulse Width Measurement Mode	
Three-phase Motor Control Timer Function	127

Serial I/O	138
UARTi (i = 0 to 2)	
Clock Synchronous Serial I/O Mode	147
Clock Asynchronous Serial I/O (UART) Mode	
Special Mode 1 (I ² C Mode)	
Special Mode 2	
Special Mode 3 (IE Mode)	
Special Mode 4 (SIM Mode) (UART2)	
SI/O3	
A-D Converter	
(1) One-shot Mode	
(2) Repeat Mode	
(3) Single Sweep Mode	
(4) Repeat Sweep Mode 0	
(5) Repeat Sweep Mode 1	
D-A Converter	
CRC Calculation	
CAN Module	
CAN Module-Related Registers	
CANi Message Box (i = 0, 1)	
Acceptance Mask Registers	
CAN SFR Registers	
Operational Modes	
Configuration of the CAN Module System Clock	
CAN Bus Timing Control	
Acceptance Filtering Function and Masking Function	
Acceptance Filter Support Unit (ASU)	
Basic CAN Mode	
Return from Bus off Function	
Time Stamp Counter and Time Stamp Function	
Listen-Only Mode Reception and Transmission	
CAN Interrupts	
Programmable I/O Ports	
(1) Port Pi Direction Register (PDi Register, i = 0 to 10)	
(2) Port Pi Register (Pi Register, i = 0 to 10)	
(3) Pull-up Control Register j (PURj Register, j = 0 to 2)	
(4) Port Control Register (PCR Register)	
Electrical Characteristics	244
Flash Memory	
Flash Memory Performance	
Memory Map	
Boot Mode	
Functions to Prevent Flash Memory from Rewriting	
CPU Rewrite Mode	
Standard Serial I/O Mode	
Parallel I/O Mode	
CAN I/O Mode	
Electrical Characteristics	291

Package Dimension	
Register Index	

M16C/6N4 Group Usage Note Reference Book

For the most current Usage Notes Reference Book, please visit our website.

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

Quick Reference to Pages Classified by Address

Address	Register	Symbol	Page
000016	riogistoi	Cymbol	1 ago
000116			
000216			
000316			
000416	Processor mode register 0	PM0	31
000516	Processor mode register 1	PM1	32
000616		CM0	49
000716	System clock control register 1	CM1	50
000816	Chip select control register	CSR	37
000916	Address match interrupt enable register	AIER	89
000A16	Protect register	PRCR	71
000B16			
000C16	Oscillation stop detection register	CM2	51
000D16			
000E16		WDTS	91
000F16	Watchdog timer control register	WDC	91
001016			
001116	Address match interrupt register 0	RMAD0	89
001216			
001316			
001416			00
001516	Address match interrupt register 1	RMAD1	89
001616			
001716 001816			
001816 001916			
001916 001A16			
	Chip select expansion control register	CSE	43
	PLL control register 0	PLC0	43 54
001D16		FLOU	54
001D16	Processor mode register 2	PM2	53
001E16			55
002016			
002116	DMA0 source pointer	SAR0	96
002216		0, 110	00
002316			
002416			
002516	DMA0 destination pointer	DAR0	96
002616	·		
002716			
002816	DMA0 transfer counter	TCR0	96
002916	DIVIAU ITALISTEL COULIEL	TONU	90
002A ₁₆			
002B ₁₆			
002C16	DMA0 control register	DM0CON	95
002D ₁₆			
002E ₁₆			
002F ₁₆			
003016			
003116	DMA1 source pointer	SAR1	96
003216			
003316			
003416	DMAA de aligentieur en la t	DADA	00
003516	DMA1 destination pointer	DAR1	96
003616 003716			
003716			
003816	DMA1 transfer counter	TCR1	96
003916 003A16			
003A16			
003D16	DMA1 control register	DM1CON	95
003D16		DWITCON	30
003E16			
003F16			
2.201 10			

Address	Register	Symbol	Page
0040 ₁₆ 0041 ₁₆	CAN0/1 wake up interrupt control register	C01WKIC	77
004116	CANO successful reception interrupt control register	CORECIC	77
004216	CANO successful reception interrupt control register	COTRMIC	77
004316	INT3 interrupt control register	INT3IC	78
004516	Timer B5 interrupt control register	TB5IC	77
	Timer B4 interrupt control register	TB4IC	77
004616	UART1 bus collision detection interrupt control register	U1BCNIC	77
0047	Timer B3 interrupt control register	TB3IC	77
004716	UART0 bus collision detection interrupt control register	UOBCNIC	77
004816	CAN1 successful reception interrupt control register	C1RECIC	78
004016	INT5 interrupt control register	INT5IC	78
	CAN1 successful transmission interrupt control register	C1TRMIC	78
004916	SI/O3 interrupt control register	S3IC	78
	INT4 interrupt control register	INT4IC	78
004A ₁₆		U2BCNIC	77
004B ₁₆	DMA0 interrupt control register	DM0IC	77
004C16	DMA1 interrupt control register	DM1IC	77
004D ₁₆		C01ERRIC	77 77
004E16	A-D conversion interrupt control register Key input interrupt control register	ADIC KUPIC	77
004F ₁₆	UART2 transmit interrupt control register	S2TIC	77
004F16 005016	UART2 receive interrupt control register	S2TIC S2RIC	77
005016	UART0 transmit interrupt control register	SOTIC	77
005116	UARTO receive interrupt control register	SORIC	77
005316	UART1 transmit interrupt control register	S1TIC	77
005416	UART1 receive interrupt control register	S1RIC	77
005516	Timer A0 interrupt control register	TAOIC	77
005616	Timer A1 interrupt control register	TA1IC	77
005716	Timer A2 interrupt control register	TA2IC	77
005816	Timer A3 interrupt control register	TA3IC	77
005916	Timer A4 interrupt control register	TA4IC	77
005A16	Timer B0 interrupt control register	TB0IC	77
005B16	Timer B1 interrupt control register	TB1IC	77
005C ₁₆	Timer B2 interrupt control register	TB2IC	77
005D16	INT0 interrupt control register	INTOIC	78
005E16	INT1 interrupt control register	INT1IC	78
005F16 006016	INT2 interrupt control register	INT2IC	78
006016			
006216			
006316	CAN0 message box 0: Identifier / DLC		
006416			
006516			
0066 ₁₆ 0067 ₁₆			
006716			
006916	CANO magazara bay 0: Data field		
006A ₁₆	CAN0 message box 0: Data field		
006B ₁₆			
006C16 006D16			
006D16 006E16			
006F16	CAN0 message box 0: Time stamp		209
007016			210
007116			
007216	CAN0 message box 1: Identifier / DLC		
0073 ₁₆ 0074 ₁₆	, , , , , , , , , , , , , , , , , , ,		
007416			
007616			
007716			
007816			
007916	CAN0 message box 1: data Field		
007A ₁₆ 007B ₁₆	, i i i i i i i i i i i i i i i i i i i		
007B16 007C16			
007D ₁₆			
007E ₁₆	CAN0 message box 1: Time stamp		
007F ₁₆	eto mossage box 1. Time stamp		

Address	Register	Symbol	Page
008016			
008116			
008216	CAN0 message box 2: Identifier / DLC		
008316	OANO message box 2. Identifier / DEO		
008416			
008516			
008616			
008716			
008816			
008916	CAN0 message box 2: Data field		
008A16	OANO Message box 2. Data neio		
008B16			
008C16			
008D16			
008E16	CAN0 message box 2: Time stamp		
008F16	ovite message bex 2. Time stamp		
009016			
009116			
009216	CAN0 message box 3: Identifier / DLC		
009316	er alte medeuge bez er hommer / DEO		
009416			
009516			
009616			
009716			
009816			
009916	CAN0 message box 3: Data field		
009A16			
009B16			
009C16			
009D16			
009E16	CAN0 message box 3: Time stamp		
009F16			209
00A016			210
00A116			
00A216	CAN0 message box 4: Identifier / DLC		
00A316			
00A416 00A516			
00A516 00A616			
00A016			
00A716 00A816			
00A816 00A916			
00A916	(`AN() maccado boy (. Lata tiold		
00AA16			
00AD16			
00A016			
00AD16			
00AE16	CAN0 message box 4: Time stamp		
00B016			
00B016			
00B216			
00B316	CAN0 message box 5: Identifier / DLC		
00B416			
00B516			
00B616			
00B716			
00B816			
00B916			
00BA16			
00BB16			
00BC16			
00BD16			
00BE16			
00BF16	CAN0 message box 5: Time stamp		

000016 000216 000236 000246 000266 00000000	Address	Register	Symbol	Page
00C2:6 00C3:6 00C4:6 00C4:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00D1:6 00D1:6 00D1:6 00D1:6 00D1:6 00D1:6 00D6:6	00C016			
00C3:6 00C4:6 00C5:6 00C5:6 00C6:6 00C7:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00D1:6 00D1:6 00D1:6 00D1:6 00D1:6 00D1:6 00D1:6 00D1:6 00D5:6 00D5:6 00D5:6 00D6:6	00C116			
0002416 0002516 0002616 0002616 0002616 0002616 00020000000000	00C216	CANO message box 6: Identifier / DI C		
00C5:6 00C6:0 00C8:0 00C8:0 00C8:0 00C8:0 00C6:0 00C6:0 00C6:0 00C6:0 00C6:0 00C6:0 00C6:0 00C6:0 00D1:0 00D1:0 00D1:0 00D1:0 00D1:0 00D1:0 00D1:0 00D5:0 00D5:0 00D6:0 00D5:0 00D6:0 00D5:0 00D6:0 00D6:0 00D1:0 00D6:0 00D1:0 00D6:0 0 00D6:0 00D6:0 00D6:0 00D6:0 00D6	00C316	over the message bex of identifier / DEO		
00C61:6 00C7:6 00C7:6 00C4:6 00C7:6 00C7:6 00C7:6 00C7:6 00C7:6 000C1:6 000C1:6 000C1:6 000C1:6 000C1:6 000D1:6 000D1:6 000D1:6 000D1:6 000D1:6 000D1:6 0	00C416			
00C7:6 00C3:6 00C4:6 00C6:6 00C6:6 00C6:6 00C6:6 00C6:6 00C7:6 00C6:6 00C7:6 00C7:6 00C7:6 00D1:6	00C516			
00C816 00C416 00C164 00C164 00C164 00C164 00C164 00C164 000C164 00D164 00D164 00D164 00D165 00D16				
00C9:6 00CA:6 00C4:6 00C0:6 00C0:6 00C0:6 00C16 00C16 00C16 00C16 00D16 00D16 00D16 00D16 00D36 00D36 00D36 00D66 00D66 00D76 00D66 00D76 00D676 00D676 00D676 00D676 00D676 00D676 00D676 00D676 00D76 00D676 00D76 00D76 00D676 00D76 00D676 00D76 00D676 00D76 00D676 00D7	00C716			
OUCArie OUCArie OUCCrie OUCCrie OUCCrie OUCDrie OUD1ie	00C816			
00CA16 00CD16 00CC16 00C016 00D16 00D16 00D16 00D16 00D16 00D16 00D16 00D16 00D16 00D16 00D16 00D16 00D16 00D6 00D		CAN0 message box 6: Data field		
00CC16 00CF16 00CF16 00D16 00	00CA16	er i te meeelige zen er zata neid		
00CDria 00CFria 00CFria 00D1i6 00D1i6 00D2i6 00D3i6 00D4i6 00D4i6 00D5i6 00E5i6 00E				
00CE16 00CF16 00D16 00D16 00D16 00D16 00D16 00D16 00D56 00D56 00D56 00D56 00D56 00D56 00D56 00D56 00D56 00D66 00D76 00D66 00E16 00E16 00E16 00E16 00E56				
OCF to ODD1to ODD1to ODD1to ODD2to ODD2to ODD2to ODD2to ODD2to ODD2to ODD6to ODE6to				
0000-1:6 00D1:6 00D1:6 00D2:6 00D3:6 00D4:6 00D5:6 00D5:6 00D5:6 00D3:6 00D6:6 00D7:6 00D1:		CAN0 message box 6: Time stamp		
00D11:6 00D2:6 00D3:6 00D5:6 00D5:6 00D6:6 00D7:6 00D8:6 00D7:6 00D8:6 00D7:6 00D7:6 00D7:6 00D7:6 00D7:6 00D7:6 00D7:6 00D7:6 00D7:6 00D7:6 00D7:6 00D7:6 00D7:6 00D7:6 00D7:6 00E1:6 00E2:6 00E3:6				
00D216 00D36 00D46 00D56 00D56 00D56 00D66 00D76 00D66 00D76 00D66 00D76 00D66 00D676 00D66 00D66 00D66 00D66 00D66 00D66 00D66 00D66 00D66 00D66 00D66 00E16 00E66 00E66 00E66 00E66 00E66 00E66 00E66 00E666 00E666 00E666 00E666 00E666 00E666 00E666 00E6766 00E766 00E6766 00E6766 00E766 00E6766 00E6766 00E6766 00E6766 00E6766 00E766 00E6766 00E6766 00E6766 00E6766 00E766 00E6766 00E766 00E766 00E6766 00E766 00E6766 00E766 00E6766 00E766 00E6766 00E6766 00E766 00E6766 00E760 00E760 00E760				
00D316 00D416 00D516 00D516 00D76 00D76 00D76 00D76 00D616 00D616 00D616 00D616 00D616 00D616 00D616 00E16 00E16 00E31				
0001316 000516 00056 00076 00076 00076 00076 00076 00076 00076 00076 00076 00076 00076 00076 00076 00076 00076 00076 00076 00716 00716 00716 00746 00746 00746 007666 00766 00766 00766 00766 00766 00766 00766 00766 00766 007666 00766 00		CAN0 message box 7: Identifier / DLC		
00D516 00D616 00D76 00D816 00D46 00D46 00D616 00D616 00D616 00D616 00D616 00D616 0000616 000616 000616 00616 00616 00616 006418 006616 00600000000		-		
00D616 00D716 00D816 00D46 00D46 00D616 00D616 00D616 00D616 00D616 00E16 00E16 00E3				
00D716 00D816 00D46 00D46 00D56 00D56 00D56 00D56 00D516 00D516 00E16 00E16 00E16 00E16 00E316 00E46 00E316 00E46 00E316 00E46 00E316 00E46 00E316 00E46 00E316 00E46 00E316 00E46 00E316 00E46 00E316 00E46 00E316 00E46 00E316 00E46 00E316 00E46 00E316 00E46 00E316 00E46 00E316 00E46 00E316 00E46 00E316 00E46 00E316 00E46 00E316				
000Baie 00D4:e 00D4:e 00D5:e 00D5:e 00D5:e 00D5:e 000E1:e 00E1:e 00E1:e 00E2:e 00E3:e 00E3:e 00E3:e 00E3:e 00E4:e 00E3:e 00E4:e 00E5:e 00E4:e 00E5:e 00E5:e 00E5:e 00E5:e 00E5:e 00E6:e 00E5:	L			
000946 000A66 000B66 000D66 000D66 000D66 000D66 000D66 000D66 000E16 000E16 000E16 000E16 000E16 000E36 0000000000				
00DA:6 00DB:6 00DC:6 00DC:6 00DF:6 CAN0 message box 7: Time stamp 209 210 00E:6 00E1:6 00E1:6 00E1:6 00E3:6 00E4:6 00E5:6 00E6:6 00E7:6 00E6:6 00E7:6 00E6:6 00E7:6 00E6:6 00E7:6 00E6:6 00E7:6 00E6:6 00E7:6 00E6:6 00E7:6 00E6:6 00E7:6 00E6:6 00E7:6 00E6:6 00E7:6 00E6:6 00E6:6 00E7:6 00E6:6 00E6:6 00E7:6 00E6:6 00E6:6 00E7:6 00E6				
00DB16 00DC16 00D16 00D16 00D16 00E16 00E16 00E16 00E16 00E16 00E316 00E416 00E316 00E416 00E516 00E516 00E516 00E516 00E616 00E716 00E416 0		CAN0 message box 7: Data field		
00DC16 00DF16 00DF16 00E16 00E16 00E16 00E16 00E16 00E16 00E16 00E16 00E16 00E16 00E16 00E16 00E76 00E76 00E1				
00DD16 209 00E16 CAN0 message box 7: Time stamp 209 00E16 CAN0 message box 8: Identifier / DLC 210 00E16 CAN0 message box 8: Identifier / DLC 210 00E16 CAN0 message box 8: Identifier / DLC 210 00E316 CAN0 message box 8: Identifier / DLC 210 00E316 CAN0 message box 8: Identifier / DLC 209 00E316 CAN0 message box 8: Identifier / DLC 209 00E316 CAN0 message box 8: Data field 209 00E316 CAN0 message box 8: Time stamp 209 00E16 CAN0 message box 9: Identifier / DLC 209 00E16 CAN0 message box 9: Identifier / DLC 209 00F16 CAN0 message box 9: Identifier / DLC 209 00F316 CAN0 message box 9: Data field 200 00F416 </td <td></td> <td></td> <td></td> <td></td>				
00DE16 00DF16 00E16 00E16 00E16 00E316 00E316 00E416 00E316 00E416 00E516 00E				
00DF16 CANO message box 7: Time stamp 209 00E016 CANO message box 8: Identifier / DLC 210 00E316 CANO message box 8: Identifier / DLC 210 00E416 CANO message box 8: Identifier / DLC 210 00E416 CANO message box 8: Identifier / DLC 210 00E416 CANO message box 8: Identifier / DLC 209 00E416 CANO message box 8: Data field 209 00E416 CANO message box 8: Data field 209 00E416 CANO message box 8: Time stamp 209 00E416 CANO message box 9: Identifier / DLC 209 00F416 CANO message box 9: Identifier / DLC 209 00F416 CANO message box 9: Data field 209 00F416 CANO message box 9: Data field 209 00F416 CANO message box 9: Data field 209 00F516 CANO message box 9: Data field 209 00F416 CANO message box 9: Data field 200 00F416 CANO message box 9: Data field 200				
00E016 00E116 00E216 00E316 00E416 00E516 CAN0 message box 8: Identifier / DLC 210 00E416 00E516 00E516 CAN0 message box 8: Identifier / DLC 210 00E516 00E516 00E716 00E716 00E16 00E16 00E16 00E16 00E16 00E16 00E516 CAN0 message box 8: Data field 210 00E416 00E516 00E516 00F516 00F516 00F516 00F516 00F516 00F516 00F516 CAN0 message box 8: Time stamp 210 00F016 00F516 00F516 00F516 00F516 CAN0 message box 9: Identifier / DLC 210 00F016 00F516 00F516 CAN0 message box 9: Identifier / DLC 210 00F516 00F516 CAN0 message box 9: Data field 210 00F616 00F516 CAN0 message box 9: Data field 210		CAN0 message box 7: Time stamp		200
00E116 00E216 00E316 00E416 00E516 CAN0 message box 8: Identifier / DLC 00E416 00E516 00E516 00E716 00E416 00E416 00E16 00E16 00E16 00E16 00E16 00E516 00F516				
00E216 00E316 00E416 00E516 00E516 00E516 00E516 00E516 00E716 00E916 00E16 00E16 00E16 00E16 00E16 00E16 00E16 00E16 00E516 00E516 00F516 0				210
ODE316 00E416 00E516 CANO message box 8: Identifier / DLC 00E616 00E716 00E916 00E416 00E16 00E16 00E16 00E16 00E716 00F16 00F16 00F516				
00E416 00E516 Image: Constraint of the second		CAN0 message box 8: Identifier / DLC		
00E516 00E616 00E716 00E716 00E916 00E916 00E916 00E916 00E16 00E916 00E16 00E16 00E16 00E16 00E16 00E16 00E16 00F16 00F16 00F16 00F316 00F316 00F316				
00E616 00E716 00E916 00E916 00E916 00E16 00E16 00E16 00E16 00E16 00E16 00F16 00F16 00F316 0				
00E716 00E816 00E916 00E416 00E16 00E16 00E16 00E16 00E16 00E16 00F16 00F16 00F316 0				
00E816 00E916 00E416 00E016 00E016 00E016 00E16 00E716 00F16 00F16 00F316 00F				
00E916 00EA16 00EB16 00EC16 00ED16 00ED16 00EF16 00EF16 00F16 00F16 00F316 00				
ODEA16 00E316 00E016 00E016 00E16 00E16 00E716 00F316 00		OANIO margare in a la constanti a la		
00EB16 00EC16 00ED16 CAN0 message box 8: Time stamp 00E16 00E716 00F16 00F316 00		CANU message box 8: Data field		
ODEC16 00ED16 CAN0 message box 8: Time stamp 00E16 00E716 00F16 00F16 00F316 00F				
ODEE16 00EF16 CAN0 message box 8: Time stamp 00F016 00F016 00F16 00F316 0				
ODEF16 CANO message box 8: Time stamp 00F016 00F016 00F116 CANO message box 9: Identifier / DLC 00F316 CANO message box 9: Data field 00F316 CANO message box 9: Data field 00F316 CANO message box 9: Data field 00F316 CANO message box 9: Time stamp	00ED16			
00E+16 00F016 00F16 00F16 00F216 CAN0 message box 9: Identifier / DLC 00F316 00F316 00F416 00F316	00EE16	CANO message box 8. Time stamp		
00F116 00F216 00F316 00F416 00F516 00F516 00F516 00F716 00F916 00F916 00F916 00F416 00F916 00F916 00F416	00EF16			
00F216 00F316 00F416 00F516 00F516 00F516 00F716 00F716 00F916 00F916 00F416 00F916 00F416				
ODF316 00F416 00F516 CANO message box 9: identifier / DLC 00F616 00F716 00F916 00F916 00F416 00F016 CANO message box 9: Data field 00F916 00F016 CANO message box 9: Data field 00F016 00F016 CANO message box 9: Data field				
00F316 00F416 00F516 00 00F616 00F716 00F816 00F916 00F16 00F016 CAN0 message box 9: Data field 00F816 00F016 00F016 CAN0 message box 9: Time stamp		CAN0 message box 9. Identifier / DLC		
00F516 00F616 00F716 00F716 00F916 00F916 00F416 00F916 00F516 00F016 00F516 00F016 00F516 00F516 00F516 CAN0 message box 9: Data field		e to mossage box of identifier / DEO		
00F616 00F716 00F816 00F916 00F416 00F016 00F016 CAN0 message box 9: Data field 00F016 00F016 CAN0 message box 9: Time stamp				
00F716 00F716 00F316 00F916 00F316 00F316				
00F816 00F916 00F416 00F416				
00F916 00FA16 00FB16 00FC16 00FD16 CAN0 message box 9: Data field 00FC16 00FE16 CAN0 message box 9: Time stamp				
00FA16 OOFB16 00FD16 OOFD16				
00FA16 00FB16 00FC16 00FD16 00FE16 CANO moscogo box 9: Time stamp		CAN0 message box 9: Data field		
00FC16 00FD16 00FE16 CANIO moscogo box 9: Time stamp		<u>.</u>		
00FD16 00FE16 CAND moscogo box 9: Time stamp				
00FE ₁₆ CANO message box 0. Time stamp				
00FF16 CAN0 message box 9: Time stamp				
UUFF16	00FE16	CAN0 message box 9: Time stamp		
	UUFF16	- '		

Address	Register	Symbol	Page
010016			
010116			
010216	CAN0 message box 10: Identifier / DLC		
0103 ₁₆ 0104 ₁₆	-		
010416			
010616			
010716			
010816			
0109 16	CAN0 message box 10: Data field		
010A16	CANO message box 10. Data neid		
010B16			
010C16			
010D16			
010E16 010F16	CAN0 message box 10: Time stamp		
011016			
011116			
011216	CANO moreage bey 11. Hertifier / DLO		
011316	CAN0 message box 11: Identifier / DLC		
011416			
011516			
011616			
0117 ₁₆ 0118 ₁₆			
011816			
011916 011A16	CAN0 message box 11: Data field		
011B ₁₆			
011C16			
011D16			
011E16	CAN0 message box 11: Time stamp		
011F16			209
012016			210
0121 ₁₆ 0122 ₁₆			
012216	CAN0 message box 12: Identifier / DLC		
012416			
012516			
012616			
012716			
012816			
012916	CAN0 message box 12: Data field		
012A16			
012B ₁₆ 012C ₁₆			
012C16 012D16			
012D16			
012F16	CAN0 message box 12: Time stamp		
013016			
013116			
013216	CAN0 message box 13: Identifier / DLC		
013316	of the message box 10. Identifier / DEO		
013416			
013516			
0136 ₁₆ 0137 ₁₆			
013716			
013916			
013A ₁₆	CAN0 message box 13: Data field		
013B16			
013C16			
013D16			
013E16	CAN0 message box 13: Time stamp		
013F16	k areas are reserved		

0140:6 0142:6 0143:6 0144:6 0143:6 0144:6 0147:6 0144:6 0147:6 0148:6 0151:6 0151:6 0153:6 0153:6 0153:6 0153:6 0153:6 0158:6 0168:6 0178:6 0 0178:6 0 0178:6 0 0178:6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Address	Register	Symbol	Page
0142:e 0143:e 0144:e 0145:e 0144:e 0145:e 0147:e 0147:e 0148:e 0151:e 0151:e 0151:e 0151:e 0151:e 0155:e 0156:e 0157:e 0156:e 0157:e 0156:e 0157:e 0156:e 0157:e 0156:e 0157:e 0156:e 0157:e 0156:e 0157:e 0156:e 0157:e 0156:e 0157:e 0156:e 0157:e 0156:e 0157:e 0156:e 0157:e 0156:e 0157:e 0156:e 0156:e 0157:e 0156:e 0157:e 0156:e 0156:e 0156:e 0156:e 0156:e 0156:e 0156:e 0157:e 0156:e 0156:e 0157:e 0156:e 0156:e 0157:e 0156:e 0157:e 0156:e 0157:e 0156:e 0157:e 0156:e 0157:e 0156:e 0157:e 0157:e 0156:e 0157:e 0168:e 0178:e	014016			
0143:e ONIO message box 14: Definite /DLC 0144:e 0144:e 0144:e 0144:e 0148:e 0148:e 0148:e 0148:e 0148:e 0148:e 0148:e 0148:e 0148:e 0148:e 0148:e 0140:e 0148:e 0140:e 0148:e 0140:e 0148:e 0140:e 0148:e 0140:e 0146:e 0150:e 0151:e 0151:e 0152:e 0153:e 0155:e 0155:e 0155:e 0155:e 0155:e 0155:e 0155:e 0155:e 0155:e 0156:e 0151:e 0140:e 0151:e 0140:e 0151:e 0140:e 0151:e 0140:e 0151:e 0140:e 0151:e 0140:e 0161:e 0161:e 0161:e 0161:e 0161:e 0161:e <t< td=""><td></td><td></td><td></td><td></td></t<>				
014346 01456 01456 01476 01486 01476 01486 01476 01486 01476 01486 01476 01486 01476 01486 01476 01486 01476 01476 01476 01476 01476 01476 01476 01476 01476 01576	014216	CAN0 message box 14: Identifier /DI C		
014516 014516 014718 014816 014316 014316 014316 014816 014416 014416 014416 014816 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 014416 01516 01516 01516 01516 01516 015216 0400 message box 15: Data field 015616 01516 015616 01516 <t< td=""><td></td><td></td><td></td><td></td></t<>				
01461: 0147:6 0148:0 0148:0 0148:6 0148:6 0148:6 0146:6 0146:6 0146:6 0146:6 0146:6 0146:6 0146:6 0151:6 0155:6 0155:6 0155:6 0155:6 0155:6 0155:6 0155:6 0156:6 0166:6 0161:6 0166:6 0160:6 0166:6 0160:6 0160:6 0160:6 0160:6 0160:6 0160:6 0160:6 0160:6				
014710 014816 014916 014A16 014B16 014C16 014C16 014C16 014C16 014C16 014C16 014C16 014C16 014E18 014F18 015116 015515 0000000000				
0148is 0149is 014Ais 014Ais 014Eis 014Eis 014Eis 014Fis 014Fis 014Fis 014Fis 014Fis 014Fis 0150is 0150is 0150is 0150is 0155is 0156is 0156is 0156is 0157is 0156is 0157is 0155is 0156is 0157is 0155is 0155is 0156is 0157is 0156is 0157is 0156is 0157is 0156is 0157is 0156is 0157is 0156is 0157is 0156is 0157is 0156is 0157is 0156is 0157is 0156is 0156is 0157is 0156is 0156is 0157is 0156is 0156is 0156is 0167is 0166is 0166is 0167is 0166is 0167is 0166is 0167is 0166is 0167is 0166is 0167is 0166is 0167is 0166is 0167is 0166is 0167is 0166is 0167is 0166is 0167is 0166is 0167is 0166is 0167is 0166is 0167is 0176is 0177is				
014910 014A16 014B16 014B16 014E16 014E16 014E16 014E16 014E16 014E16 014E16 014E16 014E16 01516 01516 01516 01516 01516 015110 015516 0155150000000000				
014Ata CANO Intessage box 14: Data field 209 014Dta 014Eta 014Eta 209 0150ta 0150ta 210 210 0150ta 0150ta 210 210 0150ta 0150ta 210 210 0150ta 0150ta 0150ta 210 0150ta 0150ta 0150ta 210 0150ta 0150ta 0150ta 0150ta 210 0150ta 0160ta 0170ta 0170ta 0170ta 0170ta 0170ta 0170ta 0100t				
014Are 014Bre 014Fre 014Fre 014Fre 014Fre 0150re 0155re 0155re 0155re 0155re 0156re 0155re 0156re 0157re		CAN0 message box 14: Data field		
014C:6 014F:6 014F:6 014F:6 0150:6 0150:6 0151:6 0152:6 0153:6 0156:6 0156:6 0156:6 0157:6 0156:6 0157:6 0158:6 0157:6 0158:6 0157:6 0158:6 0157:6 0156:6 0150:6 0150:6 0150:6 0150:6 0150:6 0150:6 0151:6 0156:6 0151:6 0156:6 0156:6 0156:6 0156:6 0156:6 0156:6 0156:6 0156:6 0156:6 0156:6 0156:6 0156:6 0166:6 0170:6 0170:6 0172:6 0172:6 0177:6		0		
014D:0 CAN0 message box 14: Time stamp 209 015D:6 CAN0 message box 15: Identifier /DLC 210 0151:6 CAN0 message box 15: Identifier /DLC 210 0150:6 CAN0 message box 15: Identifier /DLC 210 0155:6 CAN0 message box 15: Data field 210 0155:6 CAN0 message box 15: Data field 211 0155:6 CAN0 message box 15: Time stamp 211 0155:6 CAN0 message box 15: Time stamp 211 0155:6 CAN0 global mask register C0GMR 211 0160:6 CAN0 global mask register C0LMAR 211 0166:6 CAN0 local mask A register C0LMAR 211 0166:6 CAN0 local mask B register C0LMBR 211 0166:6 CAN0 local mask B register C0LMBR 211 0171:6 CAN0 local mask B register C0LMBR 211 0172:6 CAN0 local mask B register C0LMBR 211 0173:6 CAN0 local mask B register C0LMBR 10 0173:6 COLMBR COLM				
014E:6 014F:6 014F:6 0150:6 0150:6 0150:6 0151:6 0153:6 0153:6 0155:6 CAN0 message box 14: Time stamp 209 210 0150:6 0151:6 0153:6 0155:6 CAN0 message box 15: Identifier /DLC 210 0156:6 0153:6 0155:6 CAN0 message box 15: Identifier /DLC 210 0156:6 0157:6 0155:6 CAN0 message box 15: Data field 211 0156:6 0155:6 CAN0 message box 15: Time stamp 211 0156:6 0161:6 0166:6 0167:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0167:6 0168:6 0166:6 0166:6 0167:6 0168:6 0166:6 0167:6 0170:6 0170:6 Colmar 211 CAN0 local mask A register C0LMAR 211 0160:6 0166:6 0167:6 0177:6 CAN0 local mask B register C0LMBR 211 0177:6 0177:6 CAN0 local mask B register C0LMBR 211 0177:6 0177:6 COLMBR 010 010 0177:6 017 017 017 0177:6 017 017 017 0177:6 017 017 017 0177:6 017 017 017 0177:6 017 017 017 <				
014Ft6 ONNO message box 14: time stamp 209 0150:6 0151:6 210 0151:6 CAN0 message box 15: Identifier /DLC 210 0153:6 0154:6 0155:6 210 0155:6 0155:6 0159:6 0156:6 0159:6 0155:6 0155:6 0155:6 0155:6 0155:6 0155:6 0155:6 0155:6 0156:6 0156:6 0155:6 0156:6 0156:6 0156:6 0166:6 0156:6 0160:6 0166:6 0166:6 211 0160:6 0166:6 0166:6 0166:6 211 0160:6 0166:6 0166:6 211 0170:6 0160:6 0166:6 0166:6 0160:6 0160:6 0170:6 0170:6 0170:6 0170:6 0171:6 0171:6 0171:6 0177:6 0172:6 0173:6 0177:6 0177:6 0177:6 0177:6 0177:6 0177:6 0177:6 0177:6 0177:6				
0150:6 0151:6 0152:6 0153:6 0153:6 0155:6 0156:6 0161:6 0161:6 0163:6 0166:6 0170:6		CAN0 message box 14: Time stamp		
01511-6 0152+6 0153+6 0153+6 0155+6 CAN0 message box 15: Identifier /DLC 0156+6 0155+6 0155+6 0155+6 0155+6 CAN0 message box 15: Data field 0158+6 0155+6 0155+6 0155+6 CAN0 message box 15: Time stamp 0151+6 0155+6 0156+6 0166+6 0166+6 0166+6 0166+6 0166+6 0166+6 0166+6 0166+6 0166+6 01616+6 0160+6 0160+6 0160+6 0160+6 0160+6 0160+6 0160+6 0160+6 0160+6 0160+				
0152:6 0153:6 0154:6 0155:6 CAN0 message box 15: Identifier /DLC 0156:6 0155:6 0159:6 0159:6 0150:6 CAN0 message box 15: Data field 0156:6 0155:6 0155:6 CAN0 message box 15: Time stamp 0151:6 0155:6 CAN0 message box 15: Time stamp 0156:6 0160:6 0161:6 0163:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 CAN0 global mask register C0GMR 211 CAN0 local mask A register C0LMAR 211 0160:6 0166:6 0166:6 CAN0 local mask A register C0LMAR 211 0166:6 0167:6 0166:6 CAN0 local mask B register C0LMBR 211 0170:6 0177:16 CAN0 local mask B register C0LMBR 211 0173:6 C0170:6 C0170:6 C0170:6 C0170:6 0177:16 C0170:6 C0170:6 C0170:6 C0170:6 0178:6 C0170:6 C0170:6 C0170:6 C0170:6				210
O15316 015516 CANO message box 15: Identifier /DLC 015516 015516 CANO message box 15: Data field 015516 015516 CANO message box 15: Time stamp 015516 015516 CANO message box 15: Time stamp 015516 015516 CANO message box 15: Time stamp 015516 CANO global mask register 016016 016516 CANO global mask register 0161616 016516 CANO local mask A register 016016 016016 CANO local mask B register 016016 016016 CANO local mask B register 016016 016016 CANO local mask B register 017016 COLMBR 017716 COLMBR 017010 COLMB				
0154:6 0155:6 0157:6 0158:6 0158:6 0158:6 0158:6 0158:6 0155:6 0155:6 0155:6 0155:6 0155:6 0155:6 0155:6 0155:6 0155:6 0160:6 0161:6 0161:6 0161:6 0161:6 0166:6 0165:6 0166:6 0167:1 0170:6 0177:170 0177:170 0177:170 0177:170 0177:170 0177:170 0		CAN0 message box 15: Identifier /DLC		
015516 015616 015616 015716 015816 015916 015816 015916 015816 015916 015816 015016 015516 015016 015516 015516 015516 016016 01616 016216 01616 016216 01616 016216 01616 016216 01616 016216 01616 016216 016616 016716 016616 016716 01616 016816 01616 016916 01616 016916 01616 016916 01616 016916 01616 016916 01616 016916 01616 016916 01616 016916 01616 016916 01616 016916 01616 016916 01616 016916 01616 016916 <td></td> <td></td> <td></td> <td> </td>				
0156:6 CAN0 message box 15: Data field 0158:6 CAN0 message box 15: Data field 0158:6 CAN0 message box 15: Time stamp 0150:6 CAN0 message box 15: Time stamp 0150:6 CAN0 global mask register 0160:6 CAN0 global mask register 0161:6 CAN0 local mask A register 0161:6 CAN0 local mask A register 0160:6 CAN0 local mask B register 0161:6 CAN0 local mask B register 0161:6 CAN0 local mask B register 0161:6 COLMAR 0161:6 CAN0 local mask B register 0161:6 COLMAR 0161:6 COLMBR 0170:6 COLMBR 0171:6 COLMBR 0177:6 COLMBR 0177:6 <td< td=""><td></td><td></td><td></td><td></td></td<>				
015716 CAN0 message box 15: Data field 015816 CAN0 message box 15: Time stamp 015016 CAN0 message box 15: Time stamp 015016 CAN0 message box 15: Time stamp 015016 CAN0 global mask register C0GMR 016016 CAN0 global mask register C0GMR 211 016016 CAN0 local mask A register C0LMAR 211 016016 CAN0 local mask A register C0LMAR 211 016016 CAN0 local mask A register C0LMAR 211 016016 CAN0 local mask B register C0LMBR 211 016016 CAN0 local mask B register C0LMBR 211 017016 CAN0 local mask B register C0LMBR 211 017216 CAN0 local mask B register C0LMBR 211 017216 COLMBR COLMBR COLMBR COLMBR 017216 COLMBR COLMBR COLMBR COLMBR COLMBR 017216 COLMBR COLMBR COLMBR COLMBR COLMBR COLMBR COLMBR <t< td=""><td></td><td></td><td></td><td> </td></t<>				
015816 015916 015516 015516 015516 015516 015516 015516 015516 015516 016016 016116 016016 016116 016216 016316 017316 017716				
O15916 015A16 015B16 015C16 015D16 015C16 015D16 015E16 015E16 015E16 01616 01616 01616 01616 016316 016616 016716 0177				
O15Ate 015Bte 015Dte 015Cte 015Dte 015Ete 015Ete 015Ete 015Fte 0160te 0161te 0161te 0166te 0170te 0177te				
015B16 015C16 015D16 CAN0 message box 15: Time stamp 211 015F16 015F16 015F16 015F16 016016 016016 01616 016216 016516 CAN0 global mask register C0GMR 211 016316 016616 016516 016616 016616 016616 016616 016616 016616 016616 016616 016616 016616 016616 016716 CAN0 local mask A register C0LMAR 211 016316 016616 016616 016616 016716 CAN0 local mask A register C0LMBR 211 016316 016716 CAN0 local mask B register C0LMBR 211 017316 CAN0 local mask B register C0LMBR 01 017316 CAN0 COLMBR 01 017316 CAN0 COLMBR 01 017716 COLMBR COLMBR 01 017716 COLMBR COLMBR 01 017016 COLMBR COLMBR 01		CAN0 message box 15: Data field		
015C16 015D16 CAN0 message box 15: Time stamp 016016 01616 016216 016216 016216 016516 CAN0 global mask register C0GMR 211 016616 016516 CAN0 global mask register C0GMR 211 016616 016516 CAN0 local mask A register C0LMAR 211 016616 016716 016616 CAN0 local mask A register C0LMAR 211 016616 016616 CAN0 local mask B register C0LMBR 211 016616 016616 CAN0 local mask B register C0LMBR 211 017016 CAN0 local mask B register C0LMBR 211 017216 CAN0 local mask B register C0LMBR 211 017216 CAN0 local mask B register C0LMBR 211 017216 CAN0 local mask B register C0LMBR 01 017316 CAN0 CAN0 local mask B register C0LMBR 01 017316 CAN0 CAN0 COLMBR 01 017716 CAN0 CAN0 COLMBR 01 017716 CAN0 CAN0 COLMBR 01				
015D16 CAN0 message box 15: Time stamp 015616 CAN0 message box 15: Time stamp 016016 CAN0 global mask register C0GMR 211 016166 CAN0 global mask register C0GMR 211 016616 CAN0 global mask register C0LMAR 211 016616 CAN0 local mask A register C0LMAR 211 016616 CAN0 local mask A register C0LMAR 211 016616 CAN0 local mask B register C0LMBR 211 016616 CAN0 local mask B register C0LMBR 211 016616 CAN0 local mask B register C0LMBR 211 017016 CAN0 local mask B register C0LMBR 211 017216 CAN0 local mask B register C0LMBR 211 017216 CAN0 local mask B register C0LMBR 01 017216 CAN0 local mask B register C0LMBR 01 017716 CAN0 CAN0 COLMBR 01 017716 CAN0 CAN0 COLMBR 01				
015E ₁₆ 015F ₁₆ CAN0 message box 15: Time stamp COGMR 211 0160 ₁₆ 0160 ₁₆ CAN0 global mask register C0GMR 211 0165 ₁₆ CAN0 global mask register C0GMR 211 0165 ₁₆ CAN0 global mask register C0GMR 211 0165 ₁₆ CAN0 local mask A register C0LMAR 211 0165 ₁₆ CAN0 local mask A register C0LMAR 211 0166 ₁₆ CAN0 local mask B register C0LMBR 211 0166 ₁₆ CAN0 local mask B register C0LMBR 211 0166 ₁₆ CAN0 local mask B register C0LMBR 211 0170 ₁₆ CAN0 local mask B register C0LMBR 211 0172 ₁₆ CAN0 local mask B register C0LMBR 211 0172 ₁₆ COLMBR 0170 0170 0175 ₁₆ COLMBR 0170 0178 0177 ₁₆ COLMBR 0170 0178 0172 ₁₆ COLMBR 0170 0178 0172 ₁₆ COLMBR 0170 0170				
O15F16 CANO message box 15: Time stamp 016016 01616 01616 CANO global mask register C0GMR 211 016616 016616 C 211 016616 016616 C 211 016616 016616 C 211 016616 016616 C 211 016616 016716 C 211 016616 016616 C 211 016616 016616 C 211 016616 C C 211 017216 C C 0 017316 C 0 0 017316 C 0 0 017316 C 0 0 </td <td></td> <td></td> <td></td> <td></td>				
016116 016216 016316 CAN0 global mask register C0GMR 211 016416 016516 CAN0 global mask register C0GMR 211 016616 016516 CAN0 local mask A register C0LMAR 211 016616 016716 CAN0 local mask A register C0LMAR 211 016616 CAN0 local mask A register C0LMAR 211 016616 CAN0 local mask B register C0LMBR 211 016616 CAN0 local mask B register C0LMBR 211 017016 CAN0 local mask B register C0LMBR 211 017216 CAN0 local mask B register C0LMBR 211 017216 COLMBR 01 01 017316 COLMBR 01 01 017316 COLMBR 01 01 017316 COLMBR 01 01 017316 COLMBR 01 01 017816 COLMBR 01 01 017816 COLMBR 01 01 017716 COLMBR 01		CANU message box 15: Time stamp		
016216 016316 CAN0 global mask register C0GMR 211 016416 016516 211 211 211 016516 016516 211 211 211 016516 016516 211 211 211 016516 016716 211 211 211 016616 016716 211 211 211 016616 016616 200 211 211 016616 016616 200 200 211 016616 016616 200 200 200 211 016616 016616 200 200 211 211 016616 016616 200 200 200 200 200 017216 200	016016			
O163 ₁₆ CANO global mask register COGMR 211 0163 ₁₆ 0165 ₁₆ 0165 ₁₆ 0166 ₁₆ 0170 ₁₆ 0177 ₁₆	016116			
016316 0164:6 0165:6 CANO local mask A register COLMAR 211 0166:6 0167:6 0169:6 0169:6 0166:6 01616 CANO local mask A register COLMAR 211 0166:6 01616 CANO local mask B register COLMBR 211 0161:6 01616 CANO local mask B register COLMBR 211 0161:6 0161:6 0161:6 0170:6 COLMBR 211 0172:6 0173:6 COLMBR 211 0174:6 0174:6 COLMBR 211 0175:6 0177:6 COLMBR 211 0175:6 0177:6 COLMBR 211 0175:6 0177:6 COLMBR 211 0176:6 0177:6 COLMBR 211 0176:6 0170:6 COLMBR 0 0177:16 COLMBR 0 0177:16 COLMBR 0 0177:16 COLMBR COLMBR 0170:16 COLMBR 0 0170:16 COLMBR COLMBR	016216	CANO global mask register	COCMP	211
016516 CANO local mask A register COLMAR 211 016316 CANO local mask A register COLMAR 211 016316 CANO local mask A register COLMAR 211 016316 CANO local mask A register COLMAR 211 016616 CANO local mask B register COLMBR 211 016616 CANO local mask B register COLMBR 211 017016 CANO local mask B register COLMBR 211 017016 COLMBR 211 11 017016 COLMBR 211 11 017016 COLMBR 211 11 017216 COLMBR 211 11 017216 COLMBR 211 11 017316 COLMBR 11 11 017516 Intervention Intervention 11 017816 Intervention Intervention Intervention 017216 Intervention Intervention Intervention 017216 Intervention Intervent	016316	CANO global mask register	CUGIVIR	211
016616 016716 016816 CAN0 local mask A register COLMAR 211 016816 CAN0 local mask A register COLMAR 211 016616 CAN0 local mask A register COLMAR 211 016016 CAN0 local mask B register COLMBR 211 016616 CAN0 local mask B register COLMBR 211 017016 CAN0 local mask B register COLMBR 211 017016 CAN0 local mask B register COLMBR 211 017016 COLMBR 211 11 017216 COLMBR 211 11 017216 COLMBR 211 11 017316 COLMBR 211 11 017316 COLMBR 211 11 017316 COLMBR 10 11 017316 COLMBR 10 11 017816 COLMBR 10 11 017816 COLMBR 10 11 017016 COLMBR 10 11 017216 <td>016416</td> <td></td> <td></td> <td></td>	016416			
0167:6 0168:6 0169:6 0164:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0166:6 0167:6 0170:6 0171:6 CANO local mask A register COLMAR 211 0160:6 016:0 0170:6 0172:6 CANO local mask B register COLMBR 211 0170:6 0172:6 CANO local mask B register COLMBR 211 0172:6 COLMBR 211 0172:6 COLMBR 211 0173:6 COLMBR 211 0175:6 COLMBR 211 0175:6 COLMBR 211 0176:6 COLMBR 0 0177:6 COLMBR 0 0177:6 COLMBR 0 0177:6 COLMBR 0 0179:6 COLMBR 0 0170:6 COLMBR 0 0170:6 COLMBR 0 0170:6 COLMBR 0 0170:6 COLMBR 0	016516			
0168i6 0169i6 CAN0 local mask A register C0LMAR 211 0168i6 211	-			
O169:6 CANO local mask A register COLMAR 211 0164:6 016B:6 016D:6 0170:6 0170:6 0171:6 0172:6 0173:6 0173:6 0173:6 0175:6 0175:6 0175:6 0176:6 0177:6 0177:6 0177:6 0177:6 0177:6 0177:6 0179:6 0177:6 0179:6 0177:6				
016916 016A16 016B16 016E16 016E16 016E16 016F16 017016 COLMBR 211 016E16 017016 CAN0 local mask B register COLMBR 211 017016 0171 01 01 017216 01 01 01 017316 0 01 01 017516 0 0 01 017716 0 0 01 017816 0 0 01 017816 0 0 0 017816 0 0 0 017816 0 0 0 017816 0 0 0 017816 0 0 0 017716 0 0 0 017716 0 0 0 017816 0 0 0 017216 0 0 0 017216 0 0 0 017216 0 0 0		CAN0 local mask A register	COLMAR	211
016B ₁₆ Columbra 211 016C ₁₆ 016D ₁₆ Columbra 211 016E ₁₆ CAN0 local mask B register Columbra 211 0170 ₁₆ 0171 ₁₆ 0 0 0172 ₁₆ 0 0 0 0173 ₁₆ 0 0 0 0175 ₁₆ 0 0 0 0176 ₁₆ 0 0 0 0177 ₁₆ 0 0 0 0178 ₁₆ 0 0 0 0178 ₁₆ 0 0 0 0178 ₁₆ 0 0 0 017C ₁₆ 0 0 0 017D ₁₆ 0 0 0 017D ₁₆ 0 0 0				
016C16 CAN0 local mask B register COLMBR 211 016E16 CAN0 local mask B register COLMBR 211 017016 017016 017116 017216 017316 017316 017316 017316 017416 017516 017516 017516 017516 017516 017716<				
016D16 016E16 016F16 017016 CAN0 local mask B register COLMBR 211 017016 017016 0 <t< td=""><td></td><td></td><td></td><td></td></t<>				
016E ₁₆ 016F ₁₆ 0170 ₁₆ CAN0 local mask B register C0LMBR 211 0170 ₁₆ 0171 ₁₆ 0 0				
O16F16 CAND local mask B register COLMBR 211 017016 017116 017216 017316 017316 017416 017516 017516 017516 017516 017516 017716 017716 017716 017716 017716 017916 017916 017716				
017016 017116 017216 0 017316 0 017316 0 017416 0 017516 0 017616 0 017716 0 017816 0 017916 0 017816 0 017816 0 017816 0 017816 0 017816 0 017816 0 017716 0 017816 0 017816 0 017816 0 017816 0 017816 0 017816 0 017816 0 017216 0		CAN0 local mask B register	COLMBR	211
017116 017216 017216 0 017316 0 017416 0 017516 0 017616 0 017716 0 017816 0 017916 0 017816 0 017816 0 017816 0 017816 0 017816 0 017816 0 017816 0 017716 0 017816 0 017816 0 017816 0 017816 0 017216 0 017216 0				
017216 017316 017416 017516 017516 017616 017716 017716 017816 017916 017816 017816 017816 017816 017016 017C16 017D16 017E16				
017316 017416 017516 017516 017616 017716 017716 017816 017916 017716 017816 017916 017816 017016 017016 017E16				
017416 017516 017616 017716 017816 017916 017746 017816 017916 017816 017816 017716 017016 017D16 017E16				
017516 017616 017716 017816 017916 017746 017916 017816 017716 017916 017716 017716 017016 017E16				
017616 017716 017816 017916 017A16 017B16 017B16 017C16 017D16 017E16				
017716 017816 017916 017916 017A16 017B16 017C16 017D16 017E16 017E16				
017916 017A16 017B16 017C16 017D16 017E16				
017A ₁₆ 017B ₁₆ 017C ₁₆ 017D ₁₆ 017C ₁₆ 017	017816			
017B16 017C16 017D16 017E16				
017C16 017D16 017E16	017A16			
017D ₁₆ 017E ₁₆	017B ₁₆			
017E ₁₆				
017F ₁₆	017F ₁₆			

Address	Register	Symbol	Page	Address	Register	Symbol	Page
018016	0		Ť	01C016	Timer B3,4,5 count start flag	TBŚR	121
0181 16				01C116			
018216				01C216	Timer A1-1 register	TA11	132
018316				01C316			102
018416				01C416	Timer A2-1 register	TA21	132
018516				01C516			
018616				01C616	Timer A4-1 register	TA41	132
018716				01C7 ₁₆	-		100
018816				01C816	Three-phase PWM control register 0 Three-phase PWM control register 1	INVC0 INVC1	129
0189 ₁₆ 018A ₁₆					Three-phase output buffer register 0	IDB0	130 131
018A16					Three-phase output buffer register 1	IDB0	131
018D16					Dead time timer	DTT	131
018D16					Timer B2 interrupt occurrence frequency set counter	ICTB2	133
018E16				01CE16		101.02	100
018F16				01CF16			<u> </u>
019016				01D016	T , DO		
019116				01D116	Timer B3 register	TB3	120
019216				01D216	Time of D4 we window		1.00
019316				01D316	Timer B4 register	TB4	120
019416				01D416	Timer B5 register	тос	100
019516				01D516		TB5	120
019616				01D616			
019716				01D7 ₁₆			
019816				01D816			
0199 16				01D916			
019A16				01DA16			
019B16					Timer B3 mode register	TB3MR	120 122
019C16					Timer B4 mode register	TB4MR	122
019D16					Timer B5 mode register	TB5MR	125
019E16					Interrupt cause select register 0	IFSR0	86
019F16					Interrupt cause select register 1	IFSR1	86
01A016					SI/O3 transmit/receive register	S3TRR	183
01A1 ₁₆				01E116	SI/O3 control register	000	-
01A2 ₁₆ 01A3 ₁₆					SI/O3 bit rate generator	S3C	183
01A316 01A416				01E316 01E416		S3BRG	183
01A416 01A516				01E416 01E516			──
01A516 01A616				01E516 01E616			──
01A016 01A716				01E016			──
01A816				01E816			
01A9 ₁₆				01E916			<u> </u>
01AA ₁₆				01EA16			<u> </u>
01AB16				01EB16			
01AC ₁₆					UART0 special mode register 4	U0SMR4	146
01AD16					UART0 special mode register 3	U0SMR3	145
01AE16					UART0 special mode register 2	U0SMR2	145
01AF16				01EF16	UART0 special mode register	U0SMR	144
01B016					UART1 special mode register 4	U1SMR4	146
01B116					UART1 special mode register 3	U1SMR3	145
01B216					UART1 special mode register 2	U1SMR2	145
01B3 ₁₆					UART1 special mode register	U1SMR	144
01B416					UART2 special mode register 4	U2SMR4	146
01B516	Flash memory control register 1	FMR1	269		UART2 special mode register 3	U2SMR3	145
01B616					UART2 special mode register 2	U2SMR2	145
01B7 ₁₆	Flash memory control register 0	FMR0	269	01F7 ₁₆		U2SMR	144
01B8 ₁₆					UART2 transmit/receive mode register	U2MR	142
01B9 ₁₆	Address match interrupt register 2	RAMD2	89	01F9 ₁₆	UART2 bit rate generator	U2BRG	141
01BA16				01FA16	UART2 transmit buffer register	U2TB	141
01BB16	Address match interrupt enable register 2	AIER2	89	01FB16	2		
01BC16		B 4 1 4 5 -			UART2 transmit/receive mode register 0	U2C0	142
01BD16	Address match interrupt register 3	RAMD3	89	01FD16	UART2 transmit/receive mode register 1	U2C1	143
01BE16				01FE16	UART2 receive buffer register	U2RB	141
01BF16				01FF16	-		

Address	Register	Symbol	Page
020016		COMCTLO	1 0.90
020116	CAN0 message control register 1	COMCTL1	
020216	CAN0 message control register 2	C0MCTL2	
020316	CAN0 message control register 3	C0MCTL3	
020416		C0MCTL4	
020516		C0MCTL5	
020616	CAN0 message control register 6	COMCTL6	
020716	CAN0 message control register 7	COMCTL7	
020816	CAN0 message control register 8	COMCTL8	212
020916	CAN0 message control register 9	COMCTL9	
020A16		COMCTL10	
020B16		COMCTL11	
020C16		COMCTL12	
020D16		COMCTL13	
020E16		COMCTL14	
020E16	CAN0 message control register 15	COMCTL15	
021016			
021016	CAN0 control register	COCTLR	213
021216	CAN0 status register	COSTR	214
021316		500111	214
0214 ₁₆ 0215 ₁₆	CAN0 slot status register	COSSTR	215
021616	CANO interrupt control register		210
021716	CAN0 interrupt control register	COICR	216
021816	CAN0 extended register		010
021916	CANO extended register	COIDR	216
021A16			017
021B16	CAN0 configuration register	COCONR	217
021C16	CAN0 receive error count register	CORECR	218
021D16	CAN0 transmit error count register	COTECR	218
021E16	CANO time stome register	00705	010
021F16	CAN0 time stamp register	COTSR	219
022016	CAN1 message control register 0	C1MCTL0	
022116	CAN1 message control register 1	C1MCTL1	
022216	CAN1 message control register 2	C1MCTL2	
022316	CAN1 message control register 3	C1MCTL3	
022416	CAN1 message control register 4	C1MCTL4	
022516	CAN1 message control register 5	C1MCTL5	
022616	CAN1 message control register 6	C1MCTL6	
022716	CAN1 message control register 7	C1MCTL7	
022816	CAN1 message control register 8	C1MCTL8	212
022916	CAN1 message control register 9	C1MCTL9	
022A16		C1MCTL10	
	CAN1 message control register 11	C1MCTL11	
022C16		C1MCTL12	
022D16		C1MCTL13	
022E16		C1MCTL14	
022E16		C1MCTL15	
023016			010
023116	CAN1 control register	C1CTLR	213
023216	CAN1 status register	C1STR	214
0.05		5.5.11	
023316			
023416	CAN1 slot status register	C1SSTR	215
0234 ₁₆ 0235 ₁₆	CAN1 slot status register	C1SSTR	215
0234 ₁₆ 0235 ₁₆ 0236 ₁₆	CAN1 slot status register CAN1 interrupt control register	C1SSTR C1ICR	215 216
0234 ₁₆ 0235 ₁₆	CAN1 interrupt control register	C1ICR	216
0234 ₁₆ 0235 ₁₆ 0236 ₁₆ 0237 ₁₆ 0238 ₁₆ 0239 ₁₆	CAN1 interrupt control register CAN1 extended register		
023416 023516 023616 023716 023816 023916 023A16	CAN1 interrupt control register CAN1 extended register	C1ICR C1IDR	216 216
023416 023516 023616 023716 023816 023916 023A16 023B16	CAN1 interrupt control register CAN1 extended register CAN1 configuration register	C1ICR C1IDR C1CONR	216 216 217
023416 023516 023616 023716 023816 023916 023A16 023B16 023C16	CAN1 interrupt control register CAN1 extended register CAN1 configuration register CAN1 receive error count register	C1ICR C1IDR C1CONR C1CONR C1RECR	216 216 217 218
023416 023516 023616 023716 023816 023916 023A16 023B16 023C16 023D16	CAN1 interrupt control register CAN1 extended register CAN1 configuration register CAN1 receive error count register	C1ICR C1IDR C1CONR	216 216 217
023416 023516 023616 023716 023816 023916 023A16 023B16 023C16	CAN1 interrupt control register CAN1 extended register CAN1 configuration register CAN1 receive error count register	C1ICR C1IDR C1CONR C1CONR C1RECR	216 216 217 218

Address	Pogiator	Symbol	Dago
024016	Register	Symbol	Page
024016			
024216			
024316	CAN0 acceptance filter support register	COAFS	219
024016			
024516	CAN1 acceptance filter support register	C1AFS	219
024616			
024716			
024816			
024916			
024A ₁₆			
024B ₁₆			
024C16			
024D ₁₆			
024E ₁₆			
024F ₁₆			
025016			
025116			
025216			
025316			
025416			
025516			
025616			
025716			
025816			
025916			
025A16			
025B16			
025C16			
025D16			
025E16	Peripheral function clock select register	PCLKR	52
025F16	CAN0/1 clock select register	CCLKR	52
026016			
026116			
026216	CAN1 message box 0: Identifier / DLC		
026316			
026416			
026516			
026616			
026716			
026816			
026916	CAN1 message box 0: Data field		
026A16			
026B16			
026C16			
026D16			
026E16	CAN1 message box 0:Time stamp		
026F16	- '		209
027016			210
027116			
027216	CAN1 message box 1: Identifier / DLC		
027316			
0274 ₁₆			
0276 ₁₆ 0277 ₁₆			
027716			
0279 ₁₆ 027A ₁₆	CAN1 message box 1: Data field		
027A16 027B16			
027B16 027C16			
027016 027D16			
027D16			
	CAN1 message box 1:Time stamp	1	
027F ₁₆	ovar message box 1.1 messamp		

Address	Register	Symbol	Page
028016	1.09.000	0,11201	· age
028116			
028216			
028316	CAN1 message box 2: Identifier / DLC		
028416			
028516			
028616			
028716			
028816			
028916	CAN1 message box 2: Data field		
028A16	J. J		
028B16			
028C16			
028D16			
028E16	CAN1 message box 2: Time stamp		
028F16	exiter message bex 2. Time stamp		
029016			
029116			
029216	CANI1 maccade box 2: Identifier / DLC		
029316	CAN1 message box 3: Identifier / DLC		
029416			
029516			
029616			
029716			
029716			
029016			
	CAN1 message box 3: Data field		
029A16			
029B16			
029C16			
029D ₁₆			
029E16	CAN1 message box 3: Time stamp		
029F16			209
02A016			210
02A116			
02A216	CAN1 message box 4: Identifier / DLC		
02A316	OANT message box 4. Identifier / DEO		
02A416			
02A516			
02A616			
02A7 ₁₆			
02A8 ₁₆			
02A9 ₁₆			
02AA16	CAN1 message box 4: Data field		
02AB16			
02AD16			
02A016			
02AD16 02AE16			
	CAN1 message box 4: Time stamp		
02AF16			
02B016			
02B116			
02B216	CAN1 message box 5: Identifier / DLC		
02B316	-		
02B416			
02B516			
02B616			
02B7 ₁₆			
02B816			
02B916	CANI1 message box 5. Data field		
02BA16	CAN1 message box 5: Data field		
02BB16			
02BC16			
02BC16 02BD16			
02BC16	CAN1 message box 5: Time stamp		

Address	Register	Symbol	Page
02C016	109,000	0,	. «go
02C116			
02C216	CANIT managers have by Identifier / DLC		
02C316	CAN1 message box 6: Identifier / DLC		
02C416			
02C516			
02C616			
02C716			
02C816			
02C916	CAN1 message box 6: Data field		
02CA16	CANT message box 0. Data neiu		
02CB16			
02CC16			
02CD16			
02CE16	CAN1 message box 6: Time stamp		
02CF16	er interniessage bex e. Time stamp		
02D016			
02D116			
02D216	CAN1 message box 7: Identifier / DLC		
02D316			
02D416			
02D516			
02D616			
02D716			
02D816			
02D916	CAN1 message box 7: Data field		
02DA16	Ũ		
02DB16 02DC16			
02DC16			
02DD16 02DE16			
02DE16	CAN1 message box 7: Time stamp		209
02E016			203
02E116			210
02E216			
02E316	CAN1 message box 8: Identifier / DLC		
02E416			
02E516			
02E616			
02E716			
02E816			
02E916	CANI1 massage box 8: Data field		
02EA16	CAN1 message box 8: Data field		
02EB16			
02EC16			
02ED16			
02EE16	CAN1 message box 8: Time stamp		
02EF16			
02F016			
02F1 ₁₆			
02F216	CAN1 message box 9: Identifier / DLC		
02F316	5		
02F4 ₁₆ 02F5 ₁₆			
02F616 02F716			
02F716 02F816			
02F016 02F916			
02F916 02FA16	CAN1 message box 9: Data field		
02FA16			
02FB16 02FC16			
02FC16 02FD16			
02FE16			
02FF16	CAN1 message box 9: Time stamp		
		<u> </u>	

0301:6 0302:6 0302:6 0303:6 0304:6 0305:6 0305:6 0305:6 0306:6 0311:6 0311:6 0311:6 0316:6 0326:6 0326:6 0326:6 0326:6 0326:6 0326:6 0326:6 0326:6 0326:6 0326:6 0336:6	Address	Register	Symbol	Page
0302:6 03034: 0304: 0304: 0305:6 CAN1 message box 10: Identifier / DLC 0304: 0305:6 CAN1 message box 10: Data field 0307:6 0307:6 CAN1 message box 10: Time stamp 0305:6 0300:6 CAN1 message box 10: Time stamp 0301:6 CAN1 message box 11: Identifier / DLC 0305:6 CAN1 message box 11: Identifier / DLC 0305:6 CAN1 message box 11: Identifier / DLC 0311:6 CAN1 message box 11: Identifier / DLC 0314:6 CAN1 message box 11: Identifier / DLC 0314:6 CAN1 message box 11: Data field 0316:6 CAN1 message box 12: Identifier / DLC 0316:6 CAN1 message box 12: Identifier / DLC 0321:6 CAN1 message box 12: Identifier / DLC 0322:6 CAN1 message box 12: Identifier / DLC 0322:6 CAN1 message box 12: Identifier / DLC 0325:6 CAN1 message box 12: Time stamp 0320:6 CAN1 message box 13: Identifier / DLC 0326:6 CAN1 message box 13: Identifier / DLC 0326:6 CAN1 message box 13: Identifier / DLC 0331:6 CAN1 message box 13: Identifier / DLC 0336:6 CAN1 message box 13: Da				-
0303:6 0304:6 0305:6 0305:6 0305:6 0306:6 0307:6 0308:6 0308:6 0308:6 0308:6 0308:6 0308:6 0308:6 0308:6 0306:6 0307:6 0306:6 0307:6 0306:6 0307:6 0307:6 0307:6 0307:6 0307:6 0307:6 0307:6 0317:6 0317:6 0317:6 0317:6 0317:6 0317:6 0317:6 0317:6 0316:6 0317:6 0327:6 0327:6 0327:6 0327:6 0327:6 0327:6 0327:6 0327:6 0327:6 0327:6 0326 CAN1 message box 11: Data field 209 210 CAN1 message box 11: Time stamp 209 2110 CAN1 message box 12: Identifier / DLC 209 0320:6 0320:6 0327:6 0327:6 0326:6 0326:6 0326:6 0326:6 0327:6 0326:6 0327:6 0326:6 0326:6 0326:6 0327:6 0327:6 0326:6 CAN1 message box 12: Data field 209 CAN1 message box 12: Time stamp 209 CAN1 message box 12: Time stamp 209 CAN1 message box 12: Time stamp 209 CAN1 message box 13: Identifier / DLC 209				
030446 030546 030766 030766 030766 03066 030676 030676 030676 030676 030676 030676 030676 030676 030676 030767 030767 030767 03116 03116 03156 03156 03156 03156 03166 03156 03166 031766 031676 031676 031766 031767 031676 031767 031676 031767 032767 033767 0 033767 0 033767 0 033767 0 033767 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		CAN1 message box 10: Identifier / DI C		
0305ris 0305ris 0307ris 0307ris 0308ris 0308ris 0300ris 0308ris 0300ris 0308ris 0311is 0312ris 0314ris 0314ris 0316ris 0315ris 0316ris 0316ris 0321ris 0318ris 0322ris 0328ris 0328ris <t< td=""><td></td><td></td><td></td><td></td></t<>				
0306:6 0307:6 0308:6 0308:6 0300:6 0300:6 0300:6 0300:6 0300:6 0300:6 0300:6 0300:6 0300:6 0300:6 0300:6 0300:6 0300:6 0300:6 0310:6 0311:6 0313:6 0314:6 0315:6 0316:6 0316:6 0317:6 0316:6 0316:6 0317:6 0316:6 0316:6 0316:6 0316:6 0316:6 0316:6 0316:6 0316:6 0316:6 0316:6 0316:6 0316:6 0316:6 0316:6 0316:6 0316:6 0320:6 0321:6 0321:6 0321:6 0326:6 0336:6				
0307ris 0309is 030Aris 030Aris 030Cris 030Dris 030Dris 030Dris 030Dris 030Dris 030Dris 030Dris 030Dris 030Dris 030Dris 0310is 0311is 0312is 0314ris 0316 0316 0316 0316 0316 0316 0317ris 0320ris 0320ris 0320ris 0321ris 0326ris 0327ris 0326ris 0327ris 0326ris 0327ris 0326ris 0327ris 0326ris 0327ris 0326ris 0326ris 0327ris 0326ris 0336r				
0308ta 030Ata 030Bta 030Bta 030Bta 030Bta 030Bta 030Bta 030Bta 030Bta 030Bta 030Bta 030Bta 030Eta 0315ta 0315ta 0312ta 0312ta 0312ta 0312ta 0312ta 0312ta 0312ta 0312ta 0312ta 0312ta 0315ta 0322ta 0320ta 0322ta 0322ta 0325ta 0325ta 0325ta 0326ta 0325ta 0326ta 0325ta 0326ta 0325ta 0326ta 0336ta				
030916 030Ats 030Cts 030Cts 030Cts 030Cts 030Fts 0310ts 0310ts 0311ts 0312ts 0313ts 0313ts 0314ts 0313ts 0314ts 0315ts 0316ts 0326ts 0336ts				
030Ate 030Dite 030Cte 030Dite 030Dite 030Dite 030Dite 030Dite 030Dite 030Dite 0311te 0312te 0314te 0314te 0315te 0316te 0320te 0330te				
030Bis 030Cis 030Cis 030Cis 0311is 0312is 0313is 0313is 0314is 0315is 0315is 0315is 0320is 0320is 0322is 0320is 0322is 0320is 0322is 0322is 0322is		CAN1 message box 10: Data field		
030C16 030Fte 030Fte 030Fte 0316te 0316te 0313te 0313te 0313te 0314te 0315te 0313te 0314te 0315te 0316te 0317te 0317te 0317te 0318te 0317te 0318te 0317te 0318te 0317te 0318te 0317te 0318te 0317te 0318te 0317te 0318te 0317te 0318te 0317te 0318te 0317te 0318te 0318te 0318te 0318te 0318te 0318te 0318te 0318te 0318te 0318te 0318te 0318te 0318te 0320te 0320te 0322te 0326te 0327te 0326te 0326te 0326te 0326te 0326te 0326te 0326te 0326te 0326te 0326te 0326te 0326te 0326te 0326te 0326te 0326te 0326te 0336te				
030D16 030F16 030F16 031016 031016 031016 031316 031216 031316 031416 031516 031616 032116 032116 032116 032116 03216 03216 03216 03216 032616 033616 03616 03616 03616 03616 03616 03616 03616 0361				
030E:e 030F:e 0310:e 0310:e 0311:e 0311:e 0312:e 0313:e 0314:e 0314:e 0314:e 0314:e 0316:e 0316:e 0316:e 0316:e 0316:e 0317:e 0318:e 0321:e 0321:e 0322:e 0322:e 0322:e 0322:e 0322:e 0322:e 0322:e 0322:e 0326:e 0326:e 0326:e 0326:e 0326:e 0326:e 0326:e 0326:e 0326:e 0327:e 0326:e 0326:e 0326:e 0326:e 0327:e 0326:e 0326:e 0327:e 0326:e 0326:e 0327:e 0326:e 0326:e 0327:e 0326:e 0327:e 0326:e 0327:e 0326:e 0327:e 0327:e 0326:e 0327:e 0327:e 0326:e 0327:e 0326:e 0327:e 0326:e 0337:e 0336:e 0337:e 0338:e 0337:e 0338:e				
O30Fie CAN1 message box 10: Time stamp 0310ic 0310ic 0311ic 0312ic 0313ic CAN1 message box 11: Identifier / DLC 0313ic CAN1 message box 11: Identifier / DLC 0316ic 0317ic 0317ic CAN1 message box 11: Data field 0317ic CAN1 message box 11: Data field 0318ic CAN1 message box 11: Time stamp 031Fic CAN1 message box 12: Identifier / DLC 0320ic CAN1 message box 12: Identifier / DLC 0321ic CAN1 message box 12: Identifier / DLC 0320ic CAN1 message box 12: Identifier / DLC 0322ic CAN1 message box 12: Data field 0322ic CAN1 message box 12: Time stamp 0322ic CAN1 message box 12: Time stamp 0322ic CAN1 message box 13: Identifier / DLC 0332ic CAN1 message box 13: Identifier / DLC 0331ci CAN1 message box 13: Identifier / DLC 0332ic CAN1 message box 13: Identifier / DLC 0331ci CAN1 message box 13: Identifier / DLC 0331ci CAN1 message box 13: Identifier / DLC 03				
031116 03136 03136 03146 03156 CAN1 message box 11: Identifier / DLC 209 03166 03166 03176 03186 03196 CAN1 message box 11: Data field 209 031676 03186 03106 CAN1 message box 11: Time stamp 209 031676 031167 CAN1 message box 12: Identifier / DLC 209 03206 03206 CAN1 message box 12: Identifier / DLC 209 03206 03216 CAN1 message box 12: Identifier / DLC 209 03226 CAN1 message box 12: Identifier / DLC 209 03226 CAN1 message box 12: Identifier / DLC 209 03226 CAN1 message box 12: Identifier / DLC 209 03276 CAN1 message box 12: Data field 209 03276 CAN1 message box 12: Data field 209 03276 CAN1 message box 12: Time stamp 209 033216 CAN1 message box 13: Identifier / DLC 209 033216 CAN1 message box 13: Identifier / DLC 209 03316 CAN1 message box 13: Identifier / DLC 209 03316 CAN1 message box 13: Identifier / DLC 209 03316 CAN1 message box 13: Data field 201		CAN1 message box 10: Time stamp		
0312:6 0313:6 0313:6 0315:6 0315:6 0315:6 0315:6 0316:6 0317:6 0316:6 0318:6 0318:6 0318:6 0318:6 0318:6 0316:7 0316:7 0316:7 0316:7 0316:7 0320:6 0320:6 0320:6 0322:6 0322:6 0322:6 0322:6 0322:6 0326:7 0 0326:7 0 0326:7 0 0326:7 0 0326:7 0 0326:7 0 0326:7 0 0326:7 0 0326:7 0 0 0326:7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	031016			
0313:6 0314:6 0314:6 0314:6 0316:6 0317:6 0317:6 0318:6 0319:6 0319:6 0318:6 0310:6 CAN1 message box 11: Data field 209 210 03110:6 03110:6 03110:6 CAN1 message box 11: Time stamp 209 210 03110:6 03110:6 CAN1 message box 11: Time stamp 209 210 0320:6 0322:6 0322:6 0322:6 0322:6 0322:6 0322:6 CAN1 message box 12: Identifier / DLC 209 210 0321:6 0322:6 0322:6 0322:6 0322:6 0322:6 0322:6 CAN1 message box 12: Data field 209 210 0326:6 0322:6 0322:6 0322:6 0323:6 CAN1 message box 12: Data field 209 210 0326:6 0327:6 0331:6 0333:6 0333:6 0333:6 CAN1 message box 12: Time stamp CAN1 message box 13: Identifier / DLC 0331:6 0333:6 0333:6 0333:6 CAN1 message box 13: Identifier / DLC CAN1 message box 13: Identifier / DLC 0331:6 0333:6 CAN1 message box 13: Identifier / DLC CAN1 message box 13: Identifier / DLC	031116			
031316 03156 03156 03156 03167 03167 03167 031876 031876 031876 031876 031876 031676 031676 031676 031676 031676 03216 032216 032216 032216 032216 032216 032216 032216 032676 032676 032676 032676 032676 032676 032676 032676 032676 032676 032676 032676 032676 032676 032676 032676 032776 032676 032776 032676 032776 032776 032676 032776 032676 03276 032776 03276 03276 03276 03276 03276 03276 03276 03276 03276 03276 03276 03276 0 03276 0 03276 0 03276 0 03276 0 03276 0 03276 0 03276 0 03276 0 03276 0 03276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		CANI1 message box 11. Identifier / DLC		
031516 031616 031716 031816 031716 031816 031816 031816 031816 031816 031816 031816 031816 031816 031816 03161 031816 03161 03116 03161 03116 032016 032116 03216 032216 03216 032216 032616 032216 032616 032216 032616 032216 032616 032216 032616 032216 032616 032216 032616 032216 032616 032216 032616 032216 032616 032216 032616 032216 032616 032216 032616 033216 033161 033216 033161 033316 033161 033316 033161 033316	031316	Onit message box 11. Identilier / DLC		
0316:6 0317:6 0318:6 0317:6 0319:6 CAN1 message box 11: Data field 0310:6 0310:6 0310:6 CAN1 message box 11: Time stamp 0320:6 0320:6 0321:6 CAN1 message box 12: Identifier / DLC 0322:6 CAN1 message box 12: Identifier / DLC 0322:6 CAN1 message box 12: Data field 0322:6 CAN1 message box 12: Data field 0322:6 CAN1 message box 12: Data field 0322:6 CAN1 message box 12: Time stamp 0322:6 CAN1 message box 12: Time stamp 0322:6 CAN1 message box 12: Time stamp 0322:6 CAN1 message box 13: Identifier / DLC 0331:6 CAN1 message box 13: Identifier / DLC 0331:6 CAN1 message box 13: Identifier / DLC 0331:6 CAN1 message box 13: Identifier / DLC 0333:6 CAN1 message box 13: Identifier / DLC 0333:6 CAN1 message box 13: Identifier / DLC 033:6: CAN1 message box 13: Data field 033:6: CAN1 message box 13: Data field 033:6: CAN1 message box 13: Data f				
0317:6 0318:6 0319:6 CAN1 message box 11: Data field 0318:6 0310:6 03117:6 CAN1 message box 11: Time stamp 03117:6 CAN1 message box 11: Time stamp 0320:6 CAN1 message box 12: Identifier / DLC 0322:6 CAN1 message box 12: Identifier / DLC 0322:6 CAN1 message box 12: Data field 0322:6 CAN1 message box 12: Data field 0322:6 CAN1 message box 12: Data field 0322:6 CAN1 message box 12: Time stamp 0322:6 CAN1 message box 12: Time stamp 0322:6 CAN1 message box 12: Time stamp 0322:6 CAN1 message box 13: Identifier / DLC 0325:6 CAN1 message box 13: Identifier / DLC 0331:6 CAN1 message box 13: Identifier / DLC 0332:6 CAN1 message box 13: Identifier / DLC 0333:6 CAN1 message box 13: Identifier / DLC 0333:6 CAN1 message box 13: Data field				
0318/6 CAN1 message box 11: Data field 209 0310/6 0310/6 209 0320/6 CAN1 message box 11: Time stamp 209 0320/6 CAN1 message box 12: Identifier / DLC 210 0322/6 CAN1 message box 12: Identifier / DLC 210 0322/6 CAN1 message box 12: Identifier / DLC 210 0322/6 CAN1 message box 12: Identifier / DLC 210 0322/6 CAN1 message box 12: Identifier / DLC 210 0322/6 CAN1 message box 12: Identifier / DLC 210 0322/6 CAN1 message box 12: Data field 209 0322/6 CAN1 message box 12: Data field 209 0322/6 CAN1 message box 12: Time stamp 209 0322/6 CAN1 message box 12: Time stamp 209 0321/6 CAN1 message box 13: Identifier / DLC 209 03316 CAN1 message box 13: Identifier / DLC 203 0332/6 CAN1 message box 13: Data field 203 0333/6 CAN1 message box 13: Data field 203 0333/6 CAN1 message box 13: Data field 203 <td></td> <td></td> <td></td> <td></td>				
0319:6 031A:6 031B:6 031D:6 031D:6 031C:6 031C:6 031D:6 031E:6 0320:6 0322:6 0322:6 0322:6 0322:6 0322:6 0326:6 0327:6 0326:6 0327:6 0326:6 0327:6 0326:6 0327:6 0326:6 0327:6 0326:6 0327:6 0327:6 0326:6 0327:6 0326:6 0327:6 0327:6 0327:6 0326:6 0327:6 0326:6 0327:6 0326:6 0327:6 0326:6 0327:6 0326:6 0327:6 0326:6 0327:6 0326:6 0327:6 0326:6 0327:6 0326:6 0326:6 0326:6 0326:6 0326:6 0327:6 0326:6 0 0326:6 0 0326:6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				
031Ait CAN1 message box 11: Data field 209 031Dit 031Eit CAN1 message box 11: Time stamp 209 0320it 0320it 210 210 0321it CAN1 message box 12: Identifier / DLC 210 0322it 0322it 0324it 210 0324it CAN1 message box 12: Identifier / DLC 210 0324it 0324it 0324it 210 0324it CAN1 message box 12: Identifier / DLC 210 0324it CAN1 message box 12: Data field 210 0324it CAN1 message box 12: Data field 210 0324it CAN1 message box 12: Data field 210 0324it CAN1 message box 12: Time stamp 210 0321it CAN1 message box 13: Identifier / DLC 210 0331it CAN1 message box 13: Identifier / DLC 211 0334it CAN1 message box 13: Data field 211 0334it CAN1 message box 13: Data field 211 0334it CAN1 message box 13: Data field 211 0335it CAN1 message box 13: Data fiel				
031 Aris 03 031 Cris 031 Cris 031 Dris 031 Dris 031 Dris 031 Dris 031 Fris CAN1 message box 11: Time stamp 032016 032016 032216 CAN1 message box 12: Identifier / DLC 032316 032416 032216 CAN1 message box 12: Data field 032716 032816 032216 CAN1 message box 12: Data field 032216 CAN1 message box 12: Time stamp 032216 CAN1 message box 12: Time stamp 032216 CAN1 message box 13: Identifier / DLC 03216 CAN1 message box 13: Identifier / DLC 033116 CAN1 message box 13: Identifier / DLC 03316 CAN1 message box 13: Identifier / DLC 03316 CAN1 message box 13: Identifier / DLC 033716 CAN1 message box 13: Data field 033716 CAN1 message box 13: Data field 033716 CAN1 message box 13: Data field 033216 CAN1 message box 13: Data field		CAN1 message box 11: Data field		
031C16 031D16 209 031F16 CAN1 message box 11: Time stamp 209 032016 CAN1 message box 12: Identifier / DLC 210 03216 CAN1 message box 12: Identifier / DLC 210 03216 CAN1 message box 12: Identifier / DLC 210 03216 CAN1 message box 12: Identifier / DLC 210 032716 CAN1 message box 12: Identifier / DLC 210 032716 CAN1 message box 12: Data field 2210 032816 CAN1 message box 12: Data field 2210 032816 CAN1 message box 12: Time stamp 2210 032716 CAN1 message box 12: Time stamp 2210 03216 CAN1 message box 13: Identifier / DLC 2210 033116 CAN1 message box 13: Identifier / DLC 2210 03316 CAN1 message box 13: Data field 2210				
031D16 209 031E16 CAN1 message box 11: Time stamp 209 032016 032116 210 032216 CAN1 message box 12: Identifier / DLC 210 032216 CAN1 message box 12: Identifier / DLC 210 032216 CAN1 message box 12: Identifier / DLC 210 032516 CAN1 message box 12: Identifier / DLC 210 032716 CAN1 message box 12: Data field 209 032816 CAN1 message box 12: Data field 209 032216 CAN1 message box 12: Time stamp 209 032516 CAN1 message box 12: Time stamp 209 032516 CAN1 message box 13: Identifier / DLC 209 033116 CAN1 message box 13: Identifier / DLC 203 03316 CAN1 message box 13: Identifier / DLC 203 033516 CAN1 message box 13: Data field 203 033616 CAN1 message box 13: Data field 203 033616 CAN1 message box 13: Data field 203 033716 CAN1 message box 13: Data field 203				
031E16 031F16 CAN1 message box 11: Time stamp 209 032016 CAN1 message box 12: Identifier / DLC 210 03216 CAN1 message box 12: Identifier / DLC 210 032216 CAN1 message box 12: Identifier / DLC 210 032416 CAN1 message box 12: Identifier / DLC 210 032516 CAN1 message box 12: Identifier / DLC 210 032616 CAN1 message box 12: Data field 209 032716 CAN1 message box 12: Time stamp 209 032616 CAN1 message box 12: Time stamp 209 032616 CAN1 message box 13: Identifier / DLC 209 033116 CAN1 message box 13: Identifier / DLC 209 03316 CAN1 message box 13: Identifier / DLC 209 03316 CAN1 message box 13: Identifier / DLC 203 033516 CAN1 message box 13: Data field 209 033616 CAN1 message box 13: Data field 209 033716 CAN1 message box 13: Data field 203				
031F16 CAN1 message box 11: time stamp 209 032016 03216 210 032216 CAN1 message box 12: Identifier / DLC 210 032316 CAN1 message box 12: Identifier / DLC 210 032516 CAN1 message box 12: Identifier / DLC 210 032516 CAN1 message box 12: Identifier / DLC 210 032616 CAN1 message box 12: Data field 209 032616 CAN1 message box 12: Data field 209 032616 CAN1 message box 12: Time stamp 209 032716 CAN1 message box 13: Identifier / DLC 209 03316 CAN1 message box 13: Identifier / DLC 209 03316 CAN1 message box 13: Identifier / DLC 209 033316 CAN1 message box 13: Identifier / DLC 209 033316 CAN1 message box 13: Data field 209 03316 CAN1 message box 13: Data field 209 03316 CAN1 message box 13: Data field 203 03316 CAN1 message box 13: Data field 203 033216 CAN1 message box 13: Data field 203				
032016 2110 03216 CAN1 message box 12: Identifier / DLC 032416 CAN1 message box 12: Identifier / DLC 032516 CAN1 message box 12: Data field 032716 CAN1 message box 12: Data field 032816 CAN1 message box 12: Time stamp 032016 CAN1 message box 12: Time stamp 03216 CAN1 message box 12: Time stamp 03216 CAN1 message box 13: Identifier / DLC 03316 CAN1 message box 13: Data field 03316 CAN1 message box 13: Data field		CAN1 message box 11: Time stamp		200
032116 032216 032316 032416 032516 CAN1 message box 12: Identifier / DLC 032516 032516 032716 032816 032916 032816 032816 032616 032216 032216 032216 032516 CAN1 message box 12: Data field 032816 032816 032816 032716 033116 03316 03316 03316 03316 033616 033616 033616 033616 033616 033616 033616 033616 033616 033616 CAN1 message box 12: Time stamp CAN1 message box 13: Identifier / DLC CAN1 message box 13: Identifier / DLC 033816 033616 033616 CAN1 message box 13: Identifier / DLC 033816 033616 CAN1 message box 13: Identifier / DLC 033816 033616 CAN1 message box 13: Identifier / DLC				
032216 032316 032416 CAN1 message box 12: Identifier / DLC 032516 032516 032716 032816 032916 032916 CAN1 message box 12: Data field 032816 032916 032216 CAN1 message box 12: Data field 032816 CAN1 message box 12: Time stamp 032816 CAN1 message box 12: Time stamp 032816 CAN1 message box 13: Identifier / DLC 03316 CAN1 message box 13: Identifier / DLC 033316 CAN1 message box 13: Data field 033516 CAN1 message box 13: Data field				210
O32316 CAN1 message box 12: Identifier / DLC 032416 032516 032516 032616 032716 032816 032916 CAN1 message box 12: Data field 032816 032816 032816 CAN1 message box 12: Data field 032816 CAN1 message box 12: Time stamp 032816 CAN1 message box 12: Time stamp 032816 CAN1 message box 13: Identifier / DLC 033016 CAN1 message box 13: Identifier / DLC 033316 CAN1 message box 13: Data field 033316 CAN1 message box 13: Data field 033516 CAN1 message box 13: Data field				
032416 032516 032616 032716 032816 032916 032816 032916 032816 032916 032816 032816 032816 032816 032816 032816 032816 032816 032816 032816 032816 03316 03316 03316 033316 033616 033316 033616 033316 033616 033316 033616 033316 033616 033316 033616 033316 033616 033316 033616 033316 033616 033316 033616 033316 033616 033316 033616 033216 033816 033216 033816		CAN1 message box 12: Identifier / DLC		
032616 032716 032816 032916 032816 032916 032816 032816 032816 032816 032816 032816 032816 032816 032816 032816 032816 032816 032816 033116 033316 03316 033316 033316 033316 033316 033316 033316 033316 033316 033316 033316 033316 033116 033316 033116 033316 033116 033316 033116 033316 033116 033316 033116 033316 033116 033116 033116 033116 033116 033116 033116 033116 033116 033116 033116 033116 033116 033116 033116 033116				
032716 032816 032916 032916 032A16 032B16 032B16 032C16 032D16 032E16 032E16 032E16 032F16 CAN1 message box 12: Time stamp 033016 033116 033316 CAN1 message box 13: Identifier / DLC 033316 CAN1 message box 13: Data field 033516 CAN1 message box 13: Data field 033516 CAN1 message box 13: Data field	032516			
032816 032916 032A16 032B16 032C16 032C16 CAN1 message box 12: Data field 032B16 032C16 032E16 032F16 0332F16 033316 033516 CAN1 message box 12: Time stamp CAN1 message box 13: Identifier / DLC CAN1 message box 13: Identifier / DLC 033316 033316 033316 033616 033516 CAN1 message box 13: Identifier / DLC 033516 033516 CAN1 message box 13: Data field 033516 033516 CAN1 message box 13: Data field	032616			
032916 032A16 032B16 CAN1 message box 12: Data field 032D16 CAN1 message box 12: Time stamp 032F16 CAN1 message box 12: Time stamp 033016 CAN1 message box 13: Identifier / DLC 03316 CAN1 message box 13: Identifier / DLC 033516 CAN1 message box 13: Identifier / DLC 033616 CAN1 message box 13: Identifier / DLC 033516 CAN1 message box 13: Data field 033516 CAN1 message box 13: Data field	032716			
032A16 032B16 032C16 032C16 032D16 CAN1 message box 12: Data field 032E16 032F16 033016 033116 03316 033316 033516 CAN1 message box 12: Time stamp 033016 03316 033516 CAN1 message box 13: Identifier / DLC 033616 033616 033716 033816 033616 CAN1 message box 13: Identifier / DLC 033616 033616 CAN1 message box 13: Identifier / DLC 033616 033616 CAN1 message box 13: Identifier / DLC 033616 033616 CAN1 message box 13: Data field 033616 033616 CAN1 message box 13: Data field	032816			
032A16 032B16 032D16 032D16 032E16 CAN1 message box 12: Time stamp 033F16 03316 033216 CAN1 message box 13: Identifier / DLC 033316 03346 03356 03366 033716 033716 033816 CAN1 message box 13: Identifier / DLC 03356 033616 033716 CAN1 message box 13: Data field 033816 CAN1 message box 13: Data field 033516 CAN1 message box 13: Data field		CANI message box 12: Data field		
032C16 032B16 032E16 CAN1 message box 12: Time stamp 033016 CAN1 message box 12: Time stamp 033016 CAN1 message box 13: Identifier / DLC 03316 CAN1 message box 13: Identifier / DLC 033516 CAN1 message box 13: Identifier / DLC 033616 CAN1 message box 13: Identifier / DLC 033516 CAN1 message box 13: Identifier / DLC 033616 CAN1 message box 13: Identifier / DLC 033616 CAN1 message box 13: Identifier / DLC 033716 CAN1 message box 13: Data field 033716 CAN1 message box 13: Data field 033516 CAN1 message box 13: Data field		USANT MESSAYE DUX 12. Dala HEIU		
032D16 CAN1 message box 12: Time stamp 032F16 CAN1 message box 12: Time stamp 033016 CAN1 message box 12: Time stamp 033016 CAN1 message box 13: Identifier / DLC 03316 CAN1 message box 13: Identifier / DLC 033516 CAN1 message box 13: Identifier / DLC 033516 CAN1 message box 13: Identifier / DLC 033616 CAN1 message box 13: Identifier / DLC 033516 CAN1 message box 13: Identifier / DLC 033516 CAN1 message box 13: Data field 033516 CAN1 message box 13: Data field				
032E16 032F16 CAN1 message box 12: Time stamp 033016 033116 033216 CAN1 message box 13: Identifier / DLC 03316 CAN1 message box 13: Identifier / DLC 033516 CAN1 message box 13: Identifier / DLC 033616 CAN1 message box 13: Identifier / DLC 033516 CAN1 message box 13: Identifier / DLC 033616 CAN1 message box 13: Data field 033616 CAN1 message box 13: Data field 033616 CAN1 message box 13: Data field				
O32F16 CAN1 message box 12: Time stamp 033016 03316 033216 CAN1 message box 13: Identifier / DLC 033316 CAN1 message box 13: Identifier / DLC 033516 CAN1 message box 13: Data field 033516 CAN1 message box 13: Data field 033516 CAN1 message box 13: Data field				
032F16 033016 03316 033216 033316 033416 033516 033516 033616 033716 033916 033916 033916 033116 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 03316 0316 03316 0316		CAN1 message box 12: Time stamp		
033116 033216 033216 CAN1 message box 13: Identifier / DLC 033416 033416 033516 033516 033616 033716 033816 033916 033816 033916 033516 CAN1 message box 13: Data field 033516 CAN1 message box 13: Data field 033516 CAN1 message box 13: Data field				
033216 033316 033416 CAN1 message box 13: Identifier / DLC 033416 033516 0 033616 033716 0 033816 0 033916 CAN1 message box 13: Data field 033816 0 033516 CAN1 message box 13: Data field 033816 CAN1 message box 13: Data field 033516 CAN1 message box 13: Data field				
033316 CAN1 message box 13: Identifier / DLC 033416 033516 033516 033616 033716 033816 033916 CAN1 message box 13: Data field 033816 033916 033516 CAN1 message box 13: Data field 033516 CAN1 message box 13: Data field 033516 CAN1 message box 13: Data field				
033416 033516 033516 033616 033716 033816 033916 033816 033816 033816 033816 033816 033816 033816 033816 033816 033816 033816 033816 033816		CAN1 message box 13: Identifier / DLC		
033516 033616 033716 033816 033916 033816 033816 033816 033816 033816 033816 033816 033816 033816 033816 033816 033816 033816				
033616 033716 033816 033816 033916 033416 033816 033616 033216 033216 033216 033216				
033716 033816 033916 033416 033416 033816 033816 033816 033816 033816 033816 033816 033816 033816 033816 033816				
033816 033916 033916 CAN1 message box 13: Data field 033B16 033C16 033D16 033E16				
033916 CAN1 message box 13: Data field 033B16 033B16 033D16 033D16 033E16 0AN1 message box 13: Data field				
O33A16 CAN't message box 13: Data field 033B16 033C16 033D16 033E16				
033B16 033C16 033D16 033E16		CAN1 message box 13: Data field		
033C16 033D16 033E16				
033D16 033E16 0.0.11 monoson have 120 Time starse				
033F16 CANT message box 15. Time stamp		CANI1 mossage boy 12. Time stemp		
	033F ₁₆	CANT message box 13. Time stamp		

Address	Register	Symbol	Page
034016		Í	Ŭ
034116			
034216	CAN1 message box 14: Identifier / DLC		
034316	CANT message box 14. Identiller / DEC		
034416			
034516			
034616			
034716			
034816			
034916	CANIT managers have 14. Data field		
034A16	CAN1 message box 14: Data field		
034B16			
034C16			
034D16			
034E16	CANI magazara bay 14: Tima atamp		
034F16	CAN1 message box 14: Time stamp		209
035016			210
035116			
035216	CANII monogo boy 15 Identifier / DI C		
035316	CAN1 message box 15: Identifier / DLC		
035416			
035516			
035616			
035716			
035816			
035916	OANIA management have diffe Data field		
035A16	CAN1 message box 15: Data field		
035B16			
035C16			
035D16			
035E16			
035F16	CAN1 message box 15: Time stamp		
036016			
036116			
036216			011
036316	CAN1 global mask register	C0GMR	211
036416			
036516			
036616			
036716			
036816	CANIT less langels A verieter		011
036916	CAN1 local mask A register	COLMAR	211
036A16			
036B16			
036C16			
036D16			
036E16	CANI1 logal mask P register	COLMBR	211
036F16	CAN1 local mask B register	CULIVIBR	211
037016			
037116			
037216			
037316			
037416			
037516			
037616			
037716			
037816			
037916			
037A16			
037B16			
037C ₁₆			
037D ₁₆			
037E16			
037F ₁₆			

Address	Register	Symbol	Page
038016	Count start flag	TABSR	106,121,134
038116	Clock prescaler reset flag	CPSRF	107,121
038216	One-shot start flag	ONSF	107
038316	Trigger select register	TRGSR	107,134
038416	Up-down flag	UDF	106
038516	op down hag	001	100
038616			
038716	Timer A0 register	TA0	105
038816			105
038916	Timer A1 register	TA1	132
038A ₁₆			105
038A16	Timer A2 register	TA2	132
038C ₁₆			152
038D16	Timer A3 register	TA3	105
			105
038E16	Timer A4 register	TA4	105
038F16			132
039016	Timer B0 register	TB0	120
039116			
039216	Timer B1 register	TB1	120
039316	-		
039416	Timer B2 register	TB2	120
039516			132
039616	Timer A0 mode register	TA0MR	105
039716	Timer A1 mode register	TA1MR	108 135
039816	Timer A2 mode register	TA2MR	110 112,135
039916	Timer A3 mode register	TA3MR	115 112
039A16	Timer A4 mode register	TA4MR	117 112,135
039B16	Timer B0 mode register	TB0MR	120,122
039C16	Timer B1 mode register	TB1MR	123,125
039D16	Timer B2 mode register	TB2MR	135
039E16	Timer B2 special mode register	TB2SC	133
039F16		10200	100
03A016	UART0 transmit/receive mode register	U0MR	142
03A116	UART0 bit rate generator	UOBRG	141
03A216		OUDING	141
03A316	UART0 transmit buffer register	U0TB	141
03A416	UART0 transmit/receive control register 0	U0C0	142
03A516	UARTO transmit/receive control register 1	U0C1	142
03A516 03A616	OARTO (Ialisilii/Teceive control register 1	0001	143
03A616 03A716	UART0 receive buffer register	UORB	141
	LIADT1 transmit/reasilya mada register		140
03A816	UART1 transmit/receive mode register	U1MR	142
03A9 ₁₆	UART1 bit rate generator	U1BRG	141
03AA16	UART1 transmit buffer register	U1TB	141
03AB ₁₆	-		140
03AC16	0	U1C0	142
03AD16	UART1 transmit/receive control register 1	U1C1	143
03AE16	UART1 receive buffer register	U1RB	141
03AF16			
03B016	UART transmit/receive control register 2	UCON	144
03B1 ₁₆			
03B216			
03B316			I
03B416			
03B516			ļ
03B616			
03B7 ₁₆			
03B816	DMA0 request cause select register	DM0SL	94
03B9 ₁₆			
03BA16	DMA1 request cause select register	DM1SL	95
03BB16			
03BC16	CRC data register	CRCD	205
03BD16	on o data register		205
03BE16	CRC input register	CRCIN	205
03BF16			

Address	Register	Symbol	Page
03C016	-		i age
03C1 ₁₆	A-D register 0	AD0	
03C216		4.54	
03C316	A-D register 1	AD1	
03C416	A D register 2	AD2	
03C516	A-D register 2	AD2	
03C616	A-D register 3	AD3	
03C7 ₁₆		ЛВО	190
03C816	A-D register 4	AD4	
03C9 ₁₆			
03CA16	A-D register 5	AD5	
03CB16 03CC16			
03CC16	A-D register 6	AD6	
03CD16			
03CF16	A-D register 7	AD7	
03D016			
03D116			
03D216			
03D316			
03D416	A-D control register 2	ADCON2	190
03D516			
	•	ADCON0	189,192,194
03D7 ₁₆		ADCON1	196,198,200
03D816	D-A register 0	DA0	204
03D916			
	D-A register 1	DA1	204
03DB16	D-A control register	DACON	00.4
03DC16		DACON	204
03DD16 03DE16			
03DF16			
03E016	Port P0 register	P0	239
	Port P1 register	P1	239
03E216	Port P0 direction register	PD0	238
	Port P1 direction register	PD1	238
	Port P2 register	P2	239
	Port P3 register	P3	239
	Port P2 direction register	PD2	238
	Port P3 direction register	PD3	238
	Port P4 register	P4	239
03E916	Port P5 register	P5	239
	Port P4 direction register	PD4	238
	Port P5 direction register Port P6 register	PD5	238
	Port P7 register	P6 P7	239 239
	Port P6 direction register	P7 PD6	239
	Port P7 direction register	PD6 PD7	238
	Port P8 register	P8	239
03F1 ₁₆	Port P9 register	P9	239
03F216	Port P8 direction register	PD8	238
03F316	Port P9 direction register	PD9	238
03F416	Port P10 register	P10	239
03F516			
03F616	Port P10 direction register	PD10	238
03F7 ₁₆			
03F8 ₁₆			
03F9 ₁₆			
03FA16			
		1	
03FB16	Pull-up control register 0		040
03FC16	Pull-up control register 0	PUR0	240
03FC16 03FD16	Pull-up control register 1	PUR1	240
03FC16 03FD16			

Overview

The M16C/6N4 group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using an M16C/60 Series CPU core and are packaged in a 100-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. Being equipped with two CAN (Controller Area Network) modules in M16C/6N4 group, the microcomputer is suited to drive automotive and industrial control systems. The CAN modules comply with the 2.0B specification. In addition, this microcomputer contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/logic operations.

Applications

Automotive, industrial control systems and other autmobile, other

Performance Outline

Table 1.1.1 lists a performance outline of M16C/6N4 group.

		Item	Performance		
Number of basi	c instr	uctions	91 instructions		
Shortest instruc	ction e	xecution time	50.0 ns (f(BCLK)=20MHz, 1/1 prescaler, without software wait)		
Memory	ROM		(Refer to the product list)		
capacity	RAM		(Refer to the product list)		
I/O port	P0 to	P10 (except P8₅)	8 bits \times 10, 7 bits \times 1		
Input port	P8 ₅		1 bit \times 1 (NMI pin level judgment)		
Multifunction	TA0, 1	TA1, TA2, TA3, TA4	Output: 16 bits \times 5 channels		
timer	TB0, 1	TB1, TB2, TB3, TB4, TB5	Input: 16 bits \times 6 channels		
Serial I/O	UART	0, UART1, UART2	3 channels: UART, clock synchronous, I ² C-bus (Note 1) (option)		
			or IEBus (Note 2) (option)		
-	SI/O3		1 channel: Clock synchronous		
A-D converter			10 bits \times (8 \times 3 + 2) channels		
D-A converter			8 bits \times 2 channels		
DMAC			2 channels (trigger: 24 sources)		
CRC calculation	n circu	it	1 circuit: CRC-CCITT		
CAN Module			2 channels with 2.0B specification		
Watchdog time	r		15 bits \times 1 (with prescaler)		
Interrupt			31 internal and 9 external sources,		
			4 software sources, 7 levels		
Clock generatio	on circi	uit	4 circuits		
			· Main clock] These circuit contain a built-in feedback resistor;		
			· Sub clock 🖇 and external ceramic/quartz oscillator		
			· Ring oscillator		
			· PLL frequency synthesizer		
			Main clock oscillation stop and re-oscillation detection function		
Power supply v	oltage		4.2 to 5.5V (f(BCLK) = 20MHz, 1/1 prescaler, without software wait)		
Flash memory	-	Program/erase voltage	5.0 ± 0.5 V		
		Number of program/erase	100 times		
Power consump	otion		Mask ROM version: 18 mA		
			(Vcc=5V, (f(BCLK)=20MHz, 1/1 prescaler, without software wait)		
			Flash memory version: 20 mA		
			(Vcc=5V, (f(BCLK)=20MHz, 1/1 prescaler, without software wait)		
I/O characteristics I/O withstand		I/O withstand voltage	5.0 V		
		Output current	5 mA		
Operating ambi	ent ter	•	-40 to 85°C (T version)		
		-	-40 to 125°C (V version) (option)		
Memory expans	sion		Available (to 1 Mbyte)		
Memory expansion			CMOS high performance silicon gate		
	Device configuration		CMOS high performance silicon gate		

Table 1.1.1	Performance	outline	of M16C/6N4 Group
-------------	-------------	---------	-------------------

Note 1: I²C-bus is a registered trademark of Koninklijke Philips Electronics N.V.

Note 2: IEBus is a registered trademark of NEC Electronics Corporation.

option: If you desire this option, please so specify.

Block Diagram

Figure 1.1.1 shows a block diagram of M16C/6N4 group.




Figure 1.1.1 Block Diagram

Product List

Table 1.1.2 lists the M16C/6N4 group products and Figure 1.1.2 shows the type numbers, memory sizes and packages.

Table 1.1.2 Product List

Table 1.1.2 Product Li	st				As of May 2003
Type No.		ROM capacity	RAM capacity	Package type	Remarks
M306N4MCT-XXXFP	**	128 Kbytes	5 Kbytes	100P6S-A	Mask ROM version
M306N4MCV-XXXFP	*				
M306N4FCTFP	**				Flash memory version
M306N4FCVFP	*				
M306N4MGT-XXXFP	*	256 Kbytes	10 Kbytes		Mask ROM version
M306N4MGV-XXXFP	*				
M306N4FGTFP	**				Flash memory version
M306N4FGVFP	*				

*: Under planning

**: Under development




Figure 1.1.2 Type No., Memory Size, and Package

Pin Configuration

Figures 1.1.3 shows the pin configuration (top view).




Figure 1.1.3 Pin Configuration (Top View)

Pin Description

Tables 1.1.3 and 1.1.4 list the pin descriptions.

Table 1.1.	3 Pin	Description	(1)
------------	-------	-------------	-----

Pin name	Signal name	I/O type	Function
VCC1, VCC2 VSS	Power supply input		Apply 4.2 V to 5.5 V to the Vcc1 and Vcc2 pins and 0 V to the Vss pin. The Vcc apply condition is that Vcc2 = Vcc1.
CNVss	CNVss	Input	This pin switches between processor modes. Connect this pin to the Vss pin when after a reset you want to start operation in single-chip mode (memory expansion mode) or the Vcc1 pin when starting operation in microprocessor mode.
RESET	Reset input	Input	"L" on this input resets the microcomputer.
XIN	Clock input	Input	These pins are provided for the main clock generating circuit input/output
Xout	Clock output	Output	Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
BYTE	External data bus width select input	Input	This pin selects the width of an external data bus. A 16-bit width is selected when this input is "L"; an 8-bit width is selected when this input is "H". This input must be fixed to either "H" or "L". Connect this pin to the Vss pin when operating in single-chip mode.
AVcc	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to VCc1.
AVss	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vss.
VREF	Reference voltage input	Input	This pin is a reference voltage input for the A-D converter and D-A converter.
P00 to P07	I/O port P0	Input/output	This is an 8-bit CMOS I/O port. This port has an input/output select direction register, allowing each pin in that port to be directed for input or output individually. If any port is set for input, selection can be made for it in a program whether or not to have a pull-up resistor in 4-bit unit. This selection is unavailable in memory expansion and microprocessor modes. This port can function as input pins for the A-D converter when so selected in a program.
Do to D7		Input/output	When set as a separate bus, these pins input and output data (Do to D7)
P10 to P17	I/O port P1	Input/output	This is an 8-bit I/O port equivalent to P0. P15 to P17 also function as INT interrupt input pins as selected by a program.
D8 to D15		Input/output	When set as a separate bus, these pins input and output data (D $_8$ to D $_{15}$)
P20 to P27	I/O port P2	Input/output	This is an 8-bit I/O port equivalent to P0. This port can function as input pins for the A-D converter when so selected in a program.
Ao to A7		Output	These pins output 8 low-order address bits (Ao to A7).
Ao/Do to A7/D7		Input/output	If the external bus is set as an 8-bit width multiplexed bus, these pins input and output data (Do to D7) and output 8 low-order address bits (Ao to A7) separated in time by multiplexing.
Ao, A1/D0 to A7/D6		Output Input/output	If the external bus is set as a 16-bit width multiplexed bus, these pins input and output data (Do to D6) and output address (A1 to A7) separated in time by multiplexing. They also output address (A0).
P30 to P37	I/O port P3	Input/output	This is an 8-bit I/O port equivalent to P0.
A8 to A15		Output	These pins output 8 middle-order address bits (A8 to A15).
A8/D7, A9 to A15		Input/output Output	If the external bus is set as a 16-bit width multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9 to A15).
P40 to P47	I/O port P4	Input/output	This is an 8-bit I/O port equivalent to P0.
$\frac{A_{16} \text{ to } A_{19,}}{CS_0} \text{ to } \overline{CS_3}$		Output Output	These pins output A16 to A19 and $\overline{CS0}$ to $\overline{CS3}$ signals. A16 to A19 are 4 high-order address bits. $\overline{CS0}$ to $\overline{CS3}$ are chip select signals used to specify an access space.

Table 1.1.4 Pin Description (2)

Pin name	Signal name	I/O type	Function
P50 to P57	I/O port P5	Input/output	This is an 8-bit I/O port equivalent to P0. In single-chip mode, P57 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN as selected by program.
WRL / WR, WRH / BHE, RD, BCLK, HLDA, HOLD, ALE, RDY		Output Output Output Output Input Output Input	 Output WRL/WR, WRH/BHE, RD, BCLK, HLDA, and ALE signals. WRL/WR and WRH/BHE are switchable in a program. Note that WRL and WRH are always used as a pair, so as WR and BHE. WRL, WRH, and RD selected If the external data bus is a 16-bit width, data are written to even addresses when the WRL signal is low, and written to odd addresses when the WRH signal is low. Data are read out when the RD signal is low. WR, BHE, and RD selected Data are written when the WR signal is low, or read out when the RD signal is low. URR, BHE, and RD selected Data are written when the WR signal is low, or read out when the RD signal is low. Use this mode when the external data bus is an 8-bit width. The microcomputer goes to a hold state when input to the HOLD pin is held low. While in the hold state, HLDA outputs a low level. ALE is used to latch the address. While the input level of the RDY pin is low, the bus of the microcomputer goes to a wait state.
P60 to P67	I/O port P6	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as UART0 and UART1 I/O pins as selected by program.
P70 to P77	I/O port P7	Input/output	This is an 8-bit I/O port equivalent to P0 (P71 is an N channel open-drain output). This port can function as input/output pins for timers A0 to A3 when so selected in a program. Furthermore, P70 to P73, P71, P72 to P75 and P76, P77 can also function as input/output pins for UART2, an input pin for timer B5, output pins for the three-phase motor control timer, and input/output pin for the CAN1, respectively.
P80 to P84, P86, P87	I/O port P8	Input/output Input/output Input/output	P80 to P84, P86 and P87 are I/O ports with the same functions as P0. When so selected in a program, P80, P81, and P82 to P84 can function as input/output pins for timer A4 or output pins for the three-phase motor control timer and INT interrupt input pins, respectively. P86 and P87, when so selected in a program, both can function as input/output pins for the sub clock oscillator circuit. In that case, connect a crystal resonator between P86 (XCOUT pin) and P87 (XCIN pin).
P85	Input port P85	Input	P85 is an input-only port shared with NMI. An NMI interrupt request is generated when input on this pin changes state from high to low. The NMI function cannot be disabled in a program. A pull-up cannot be set for this pin.
P90 to P97	I/O port P9	Input/output	This is an 8-bit I/O port equivalent to P0 (P91 is an N channel open-drain output). Pins in this port also function as input/output pins for SI/O3, input pins for times B0 to B4, output pins for D-A converter, and input pins for A-D converter or input/output pins for CAN0, or input pins for A-D trigger as selected by program.
P100 to P107	I/O port P10	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as input pins for A-D converter as selected by program. Furthermore, P104 to P107 also function as input pins for the key input interrupt function.

Memory

Figure 1.2.1 shows a memory map of the M16C/6N4 group. The address space extends the 1 Mbyte from address 00000₁₆ to FFFFF₁₆.

The internal ROM is allocated in a lower address direction beginning with address FFFFF₁₆. For example, a 128-Kbyte internal ROM is allocated to the addresses from E0000₁₆ to FFFFF₁₆.

The fixed interrupt vector table is allocated to the addresses from FFFDC₁₆ to FFFFF₁₆. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400₁₆. For example, a 5-Kbyte internal RAM is allocated to the addresses from 00400₁₆ to 017FF₁₆. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated. The SFR is allocated to the addresses from 00000₁₆ to 003FF₁₆. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE00₁₆ to FFFDB₁₆. This vector is used by the JMPS or JSRS instruction. For details, refer to the "M16C/60 and M16C/20 Series Software Manual". In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users.




Figure 1.2.1 Memory Map

Central Processing Unit (CPU)

Figure 1.3.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.




Figure 1.3.1 CPU Registers

(1) Data Registers (R0, R1, R2, and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

(2) Address Registers (A0 and A1)

The A0 register consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and arithmetic/logic operations. A1 is the same as A0.

In some instructions, A1 and A0 can be combined for use as a 32-bit address register (A1A0).

FB is configured with 16 bits, and is used for FB relative addressing.

(4) Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

(5) Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

(6) User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

(7) Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

(8) Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

• Debug Flag (D Flag)

This flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0" ; register bank 1 is selected when this flag is "1".

Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is set to "0" when the interrupt request is accepted.

Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1". The U flag is set to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt request is enabled.

Reserved Area

When white to this bit, write "0". When read, its content is indeterminate.

SFR

Figures 1.4.1 to 1.4.16 show the location of peripheral function control registers and the value after reset.

ddress	Register	Symbol	After reset
000016			
000 1 16			
000216			
000316			
000416	Processor mode register 0 (Note 1)	PM0	000000002 (CNVss pin is "L") 000000112 (CNVss pin is "H")
000516	Processor mode register 1	PM1	0XXX10002
000616	System clock control register 0	CM0	010010002
000716	System clock control register 1	CM1	0010000 ₂
000816	Chip select control register	CSR	00000012
000916	Address match interrupt enable register	AIER	XXXXXX002
000A16	Protect register	PRCR	XX000002
000B16			
000C16	Oscillation stop detection register (Note 2)	CM2	0X00X0002
000D16			
000E16	Watchdog timer start register	WDTS	XX16
000F16	Watchdog timer control register	WDC	00XXXXXX2
001016	······································		0016
001116	Address match interrupt register 0	RMAD0	0016
001216			X016
001218			
001318			0016
001516	Address match interrupt register 1	RMAD1	0016
001616			X016
001016			
001816			
001916			
001318 001A16			
001A16	Chip select expansion control register	CSE	0016
001C16	PLL control register 0	PLC0	0001X0102
001D16		1 200	00017/0102
001E16	Processor mode register 2	PM2	XXX000002
001F16		1 1112	70000002
002016			XX16
002016	DMA0 source pointer	SAR0	XX16
002116	DMA0 Source pointer	0AN0	XX16
002216			7716
002316			XX16
002516	DMA0 destination pointer	DAR0	XX16
002616	Dimite destination pointer	Drato	XX16
002016			7716
002716			XX16
002016	DMA0 transfer counter	TCR0	XX16
002916 002A16			
002A16 002B16			
002B16 002C16	DMA0 control register	DM0CON	00000X002
002C16 002D16		DIVIDGOIN	00000002
	1		
002E16 002F16			
			XX16
003016	DMA1 source pointer	SAR1	XX16 XX16
003116		SARI	
003216			XX16
003316			XX16
003416	DMA1 doctination pointor		
003516	DMA1 destination pointer	DAR1	XX16
003616			XX16
003716			
003816	DMA1 transfer counter	TCR1	XX16
003916			XX16
003A16			
003B16			
003C16	DMA1 control register	DM1CON	00000X002
003D16			
003E16			
003F16	1	1	1

Note 1: The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset. Note 2: The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset. Note 3: The blank areas are reserved and cannot be accessed by users.

Figure 1.4.1 Location of Peripheral Function Control Registers and Value at After Reset (1)

004016 004116 004216 004316 004416 004516 004616	CAN0/1 wake up interrupt control register CAN0 successful reception interrupt control register	C01WKIC C0RECIC	XXXXX0002
0042 ₁₆ 0043 ₁₆ 0044 ₁₆ 0045 ₁₆	CAN0 successful reception interrupt control register		
0043 ₁₆ 0044 ₁₆ 0045 ₁₆			
0044 ₁₆ 0045 ₁₆		CURECIC	XXXXX0002
0044 ₁₆ 0045 ₁₆	CAN0 successful transmission interrupt control register	COTRMIC	XXXXX0002
004516	INT3 interrupt control register	INT3IC	XX00X0002
	Timer B5 interrupt control register	TB5IC	XXXXX0002
004616			AAAA0002
	Timer B4 interrupt control register	TB4IC	XXXXX0002
	UART1 bus collision detection interrupt control register	U1BCNIC	70000000
00.17	Timer B3 interrupt control register	TB3IC	20000000
004716	UART0 bus collision detection interrupt control register	UOBCNIC	XXXXX0002
	CAN1 successful reception interrupt control register	C1RECIC	
			XX00X0002
	INT5 interrupt control register	INT5IC	
	CAN1 successful transmission interrupt control register	C1TRMIC	
004916	SI/O3 interrupt control register	S3IC	XX00X0002
	INT4 interrupt control register	INT4IC	
0044	UART2 bus collision detection interrupt control register	U2BCNIC	XXXXX0002
004A ₁₆			
004B ₁₆	DMA0 interrupt control register	DM0IC	XXXXX0002
004C ₁₆	DMA1 interrupt control register	DM1IC	XXXXX0002
004D ₁₆	CAN0/1 error interrupt control register	C01ERRIC	XXXXX0002
	A-D conversion interrupt control register	ADIC	
004E16	Key input interrupt control register	KUPIC	XXXXX0002
004F ₁₆	UART2 transmit interrupt control register	S2TIC	XXXXX0002
005016	UART2 receive interrupt control register	S2RIC	XXXXX0002
005116	UART0 transmit interrupt control register	SOTIC	XXXXX0002
005216	UARTO receive interrupt control register	SORIC	XXXXX0002
	UART1 transmit interrupt control register	S1TIC	XXXXX0002 XXXXX0002
005316			
005416	UART1 receive interrupt control register	S1RIC	XXXXX0002
005516	Timer A0 interrupt control register	TAOIC	XXXXX0002
005616	Timer A1 interrupt control register	TA1IC	XXXXX0002
005716	Timer A2 interrupt control register	TA2IC	XXXXX0002
005816	Timer A3 interrupt control register	TA3IC	XXXXX0002
005916	Timer A4 interrupt control register	TA4IC	XXXXX0002
005A16	Timer B0 interrupt control register	TB0IC	XXXXX0002
005B16	Timer B1 interrupt control register	TB1IC	XXXXX0002
005C16	Timer B2 interrupt control register	TB2IC	XXXXX0002
	INT0 interrupt control register	INTOIC	XX00X0002
005E16	INT1 interrupt control register	INT1IC	XX00X0002
005F ₁₆	INT2 interrupt control register	INT2IC	XX00X0002
006016		-	XX16
006116			XX16
006216	CAN0 message box 0: Identifier / DLC		XX16
006316	er i te meedage bex e. taenaner / EEe		XX16
006416			XX16
006516			XX ₁₆
		+ +	XX16
006616			
006716			XX16
006816			XX ₁₆
006910			XX16
006A ₁₆	CAN0 message box 0: Data field		XX16
006B16			XX16
006C16			XX16
006D16			XX16
006E16			XX16
006F16	CAN0 message box 0: Time stamp		XX16
		+	
007016			XX16
007116			XX ₁₆
007216	0410		XX16
007316	CAN0 message box 1: Identifier / DLC		XX16
007416			XX16
007516			XX16
007616			XX16
007716			XX16
			XX16
007816			
007916	CAN0 message box 1: data Field		XX16
007A ₁₆	or and moodage box it data i leid		XX16
007B ₁₆			XX16
007D16			XX16
007D ₁₆		+ + -	XX16
007E ₁₆	CAN0 message box 1: Time stamp		XX16
007F ₁₆	or the obage box 1. Time stamp		XX16
(: Undefine		•	

Figure 1.4.2 Location of Peripheral Function Control Registers and Value at After Reset (2)

Register

CAN0 message box 2: Identifier / DLC

M16C/6N4 Group

Address

008016

008116

008216

008316 008416

008516

008A16	-	XX16
008B16		XX16
008C16		XX16
008D16		XX ₁₆
0000		XX ₁₆
008F16 CAN	0 message box 2: Time stamp	XX16
009016		XX16
009116		XX16
		XX16
009216 CAN	0 message box 3: Identifier / DLC	XX16 XX16
0093 ₁₆		
009416		XX16
009516		XX16
009616		XX16
009716		XX16
009816		XX16
009916 CAN	0 message box 3: Data field	XX16
009A16	o message box o. Data neid	XX16
009B16		XX16
009C ₁₆		XX16
009D ₁₆		XX ₁₆
000E40		XX16
009F16 CAN	0 message box 3: Time stamp	XX ₁₆
00A016		XX16
00A116		XX16
004240		XX16
00A316 CAN	0 message box 4: Identifier / DLC	XX16
00A316 00A416		XX16
		XX16
00A516		XX16 XX16
00A616		
00A7 ₁₆		XX16
00A816		XX16
00A916 CAN	0 message box 4: Data field	XX16
00AA16	5	XX16
00AB ₁₆		XX16
00AC16		XX16
00AD ₁₆		XX16
00AE16 CAN	0 message box 4: Time stamp	XX16
00AF16		XX16
00B016		XX16
00B116		XX16
00B216 CAN	0 message box 5: Identifier / DLC	XX16
00B316	o message box 5. identifier / DEC	XX ₁₆
00B4 ₁₆		XX16
00B516		XX ₁₆
00B616		XX ₁₆
00B7 ₁₆		XX ₁₆
00B816		XX16
00B916		XX16
00BA16 CAN	0 message box 5: Data field	XX16
00BA16 00BB16		XX16 XX16
		XX16 XX16
00BC16		
00BD16		XX16
00BE16 CAN	0 message box 5: Time stamp	XX16
00BF16	5 P	XX16

Symbol

After reset

XX16 XX16

XX16

XX16

XX16 XX16

XX₁₆

XX16

XX16

XX16

XX16

X: Undefined

Figure 1.4.3 Location of Peripheral Function Control Registers and Value at After Reset (3)

Address	Register	Symbol	After reset
00C016			XX16
00C1 ₁₆	CAN0 message box 6: Identifier / DLC		XX16
00C216			XX16
00C316			XX16
00C416			XX16
00C516			XX16
00C616			XX16
00C7 ₁₆			XX16
00C816			XX16
00C9 ₁₆	CAN0 message box 6: Data field		XX16
00CA16	3		XX16
00CB16			XX16
00CC16			XX16
00CD16			XX16
00CE16	CAN0 message box 6: Time stamp		XX16
00CF16			XX16
00D016			XX16
00D116			XX16
00D216	CAN0 message box 7: Identifier / DLC		XX16
00D316			XX16
00D416			XX16
00D516			XX16
00D616			XX16
00D716			XX16
00D816			XX16
00D916	CAN0 message box 7: Data field		XX16
00DA16			XX16
00DB16			XX16
00DC16			XX16
00DD16			XX16
00DE16	CAN0 message box 7: Time stamp		XX16
00DF16	5 r		XX16
00E016			XX16
00E116			XX16
00E216	CAN0 message box 8: Identifier / DLC		XX16
00E316	5		XX16
00E416			XX16
00E516			XX16
00E616			XX16
00E7 ₁₆			XX16
00E816			XX16
00E916	CAN0 message box 8: Data field		XX16
00EA16	5		XX16
00EB16			XX16
00EC16			XX16
00ED16			XX16
00EE16	CAN0 message box 8: Time stamp		XX16
0EF16	y		XX16
0F016			XX16
0F116			XX16
00F216	CAN0 message box 9: Identifier / DLC		XX16
0F316	5		XX16
0F416			XX16
0F516			XX16
0F616			XX16
00F7 ₁₆			XX16
00F816			XX16
00F916	CAN0 message box 9: Data field		XX16
00FA16			XX16
00FB16			XX16
00FC16			XX16
00FD16			XX16
00FE16	CAN0 message box 9: Time stamp		XX16
00FF16			XX16

Figure 1.4.5 Location of Peripheral Function Control Registers and Value at After Reset (5)

XX16

XX16

XX16

013D16

013E16

013F₁₆ X: Undefined

CAN0 message box 13: Time stamp

Address	Register	Symbol	After reset
014016			XX16
014116			XX ₁₆
014216	CANO massage box 14: Identifier /DLC		XX16
014316	CAN0 message box 14: Identifier /DLC		XX ₁₆
014416			XX16
014516			XX ₁₆
014616			XX16
014716			XX16
014816			XX ₁₆
014916			XX16
014A ₁₆	CAN0 message box 14: Data field		XX ₁₆
014B ₁₆			XX16
014C ₁₆			XX ₁₆
014D ₁₆			XX16
014E16			XX16
014F ₁₆	CAN0 message box 14: Time stamp		XX16
015016			XX16
015116			XX16
015216			XX16
015316	CAN0 message box 15: Identifier /DLC		XX16
015416			XX16
015516	1		XX16
015616			XX16
015716	1		XX16
015816			XX16
015916			XX16
015A ₁₆	CAN0 message box 15: Data field		XX16
015B16			XX16
015C16			XX16
015D16			XX16
015E16			XX16
015F16	CAN0 message box 15: Time stamp		XX16
016016			XX16
016116			XX16
016216			XX16
016316	CAN0 global mask register	COGMR	XX16 XX16
016416			XX16
016516			XX16
016616			XX16
016716			XX16
016816			XX16
016916	CAN0 local mask A register	COLMAR	XX16
016A ₁₆	1		XX16
016B16	1		XX16
016C16			XX16
016D16	1		XX16
016E16			XX16
016F16	CAN0 local mask B register	COLMBR	XX16
017016			XX16
017116	1		XX16
017216		<u> </u>	
017316		I I	
017416		I I	
017516			
017616		<u> </u>	
017716		<u> </u>	
017816		I I	
017916		<u> </u>	
017A ₁₆			
017B16		<u> </u>	
017C ₁₆		<u> </u>	
017D16			
017E ₁₆			
017E16			
VI/1 10		I	
: Undefin			

Figure 1.4.6 Location of Peripheral Function Control Registers and Value at After Reset (6)

register 1 (Note 1)	FMR1	0X00XX0X2
register 0 (Note 1)	FMR0	XX0000012
nt register 0		0016
pt register 2	RAMD2	0016 X0
nt onable register 2	AIER2	X016
pt enable register 2	AIERZ	XXXXXX002
pt register 3	RAMD3	0016 0016
priogisier o		X0 ₁₆
		XU10
f	lash memory version.	lash memory version. ed and cannot be accessed by users.

Figure 1.4.7 Location of Peripheral Function Control Registers and Value at After Reset (7)

Address	Register	Symbol	After reset
01C0 ₁₆	Timer B3,4,5 count start flag	TBSR	000XXXXX ₂
01C1 ₁₆			
01C216			XX16
01C3 ₁₆	Timer A1-1 register	TA11	XX ₁₆
01C4 ₁₆			XX ₁₆
01C5 ₁₆	Timer A2-1 register	TA21	XX16
01C6 ₁₆			XX16
01C7 ₁₆	Timer A4-1 register	TA41	XX16
01C8 ₁₆	Three-phase PWM control register 0	INVC0	0016
01C9 ₁₆	Three-phase PWM control register 1	INVC1	0016
01CA ₁₆	Three-phase output buffer register 0	IDB0	0016
01CB16	Three-phase output buffer register 1	IDB1	0016
01CC16	Dead time timer	DTT	XX16
01CD16	Timer B2 interrupt occurrence frequency set counter	ICTB2	XX16
01CE16	Timer D2 interrupt occurrence nequency set counter	101.02	7716
01CF ₁₆			XX
01D016	Timer B3 register	TB3	XX16
01D1 ₁₆			XX16
01D216	Timer B4 register	ТВ4 —	XX ₁₆
01D316	*		XX16
01D416	Timer B5 register	TB5	XX16
01D516	, , , , , , , , , , , , , , , , , , ,		XX ₁₆
01D616			
01D716			
01D816			
01D9 ₁₆			
01DA16			
01DB16	Timer B3 mode register	TB3MR	00XX00002
01DC16	Timer B4 mode register	TB4MR	00XX00002
01DD16	Timer B5 mode register	TB5MR	00XX00002
01DE16	Interrupt cause select register 0	IFSR0	00XXX0002
01DF16	Interrupt cause select register 1	IFSR1	0016
01E016	SI/O3 transmit/receive register	S3TRR	XX ₁₆
01E1 ₁₆			
01E216	SI/O3 control register	S3C	01000002
01E316	SI/O3 bit rate generator	S3BRG	XX ₁₆
01E4 ₁₆			
01E516			
01E616			
01E7 ₁₆			
01E8 ₁₆			
01E9 ₁₆			
01EA ₁₆			
01EB16			
01EC16	UART0 special mode register 4	U0SMR4	0016
01ED16	UARTO special mode register 3	U0SMR3	000X0X0X2
	UARTO special mode register 3	U0SMR2	X0000002
	UARTO special mode register	U0SMR	X0000002 X0000002
01EF ₁₆ 01F0 ₁₆	UART1 special mode register 4	U1SMR4	0016
	UART1 special mode register 4	U1SMR4 U1SMR3	00016 000X0X0X2
01F1 ₁₆		U1SMR3 U1SMR2	
01F2 ₁₆	UART1 special mode register 2		X0000002
01F316	UART1 special mode register	U1SMR	X0000002
01F4 ₁₆	UART2 special mode register 4	U2SMR4	0016
01F5 ₁₆	UART2 special mode register 3	U2SMR3	000X0X0X2
01F6 ₁₆	UART2 special mode register 2	U2SMR2	X0000002
01F7 ₁₆	UART2 special mode register	U2SMR	X0000002
01F8 ₁₆	UART2 transmit/receive mode register	U2MR	0016
01F9 ₁₆	UART2 bit rate generator	U2BRG	XX16
01FA ₁₆	UART2 transmit buffer register	U2TB	XX16
01FB ₁₆		0210	XX16
01FC ₁₆	UART2 transmit/receive mode register 0	U2C0	000010002
01FD ₁₆	UART2 transmit/receive mode register 1	U2C1	00000102
01FE16	LIADTO reactive buffer register		XX ₁₆
01FF16	UART2 receive buffer register	U2RB	XX16

Note: The blank areas are reserved and cannot be accessed by users.

Figure 1.4.8 Location of Peripheral Function Control Registers and Value at After Reset (8)

Address	Register	Symbol	After reset
020016	CAN0 message control register 0	COMCTLO	0016
020116	CAN0 message control register 1	C0MCTL1	0016
020216	CAN0 message control register 2	C0MCTL2	0016
020316	CAN0 message control register 3	C0MCTL3	0016
020416	CAN0 message control register 4	C0MCTL4	0016
020516	CAN0 message control register 5	C0MCTL5	0016
020616	CAN0 message control register 6	C0MCTL6	0016
020716	CAN0 message control register 7	C0MCTL7	0016
020816	CAN0 message control register 8	C0MCTL8	0016
020916	CAN0 message control register 9	C0MCTL9	0016
020A ₁₆	CAN0 message control register 10	C0MCTL10	0016
020B16	CAN0 message control register 11	C0MCTL11	0016
020C16	CAN0 message control register 12	C0MCTL12	0016
020D16	CAN0 message control register 13	C0MCTL13	0016
020E16	CAN0 message control register 14	COMCTL14	0016
020F16	CAN0 message control register 15	COMCTL15	0016
021016			X0000012
021016	CAN0 control register	COCTLR	X00000012 XX0X00002
021216	CAN0 status register	COSTR	0016
021316		 	X0000012
021416	CAN0 slot status register	COSSTR	0016
021516	-	 	0016
021616	CAN0 interrupt control register	COICR	0016
021716			0016
021816	CAN0 extended register	COIDR	0016
021916	· · · · · · · · · · · · · · · · · · ·		0016
021A ₁₆	CAN0 configuration register	C0CONR	XX16
021B ₁₆			XX16
021C ₁₆	CAN0 receive error count register	CORECR	0016
021D16	CAN0 transmit error count register	COTECR	0016
021E16	CAN0 time stamp register	COTSR	0016
021F16	CANG time stamp register	001011	0016
022016	CAN1 message control register 0	C1MCTL0	0016
022116	CAN1 message control register 1	C1MCTL1	0016
022216	CAN1 message control register 2	C1MCTL2	0016
022316	CAN1 message control register 3	C1MCTL3	0016
022416	CAN1 message control register 4	C1MCTL4	0016
022516	CAN1 message control register 5	C1MCTL5	0016
022616	CAN1 message control register 6	C1MCTL6	0016
022716	CAN1 message control register 7	C1MCTL7	0016
022816	CAN1 message control register 8	C1MCTL8	0016
022916	CAN1 message control register 9	C1MCTL9	0016
022A ₁₆	CAN1 message control register 10	C1MCTL10	0016
022B ₁₆	CAN1 message control register 11	C1MCTL11	0016
022D16	CAN1 message control register 12	C1MCTL12	0016
022016 022D16	CAN1 message control register 12	C1MCTL13	0016
022D16 022E16	CAN1 message control register 14	C1MCTL14	0016
022E16 022F16	CAN1 message control register 15	C1MCTL15	0016
	Chara message control register 10		X0000012
023016	CAN1 control register	C1CTLR	X00000012 XX0X00002
023116		I I	
023216	CAN1 status register	C1STR	0016
023316	-	 	X0000012
023416	CAN1 slot status register	C1SSTR	0016
023516	~ 		0016
023616	CAN1 interrupt control register	C1ICR	0016
023716			0016
023816	CAN1 extended register	C1IDR	0016
023916			0016
023A ₁₆	CAN1 configuration register	C1CONR	XX16
023B16		CICONI	XX16
023C ₁₆	CAN1 receive error count register	C1RECR	0016
023D16	CAN1 transmit error count register	C1TECR	0016
023E16	CAN1 time stamp register	C1TSR -	0016
UZ3L16			

Figure 1.4.9 Location of Peripheral Function Control Registers and Value at After Reset (9)

RENESAS

M16C/6N4 Group

Address	Register	Symbol	After reset
024016			
024116			
024216		00450	XX16
024316	CAN0 acceptance filter support register	COAFS	XX16
024416		0.1450	XX ₁₆
024516	CAN1 acceptance filter support register	C1AFS	XX ₁₆
024616			
024716			
024816			
024916			
024A ₁₆			
024B ₁₆			
024C ₁₆			
024D ₁₆			
024E16			
024F16			
025016			
025116			
025216			
025216			
025316			
025416			
025516			
025616			
025716			
025916			
025A16			
025B16			
025C16			
025D16	Device and four efforts also have been as a statement		22
025E16	Peripheral function clock select register	PCLKR	0016
025F16	CAN0/1 clock select register	CCLKR	0016
026016			XX16
026116			XX16
026216	CAN1 message box 0: Identifier / DLC		XX16
026316			XX16
026416			XX16
026516			XX16
026616			XX16
026716			XX16
026816			XX16
026916	CAN1 message box 0: Data field		XX16
026A ₁₆			XX16
026B16	1		XX16
026C16			XX16
026D16			XX16
026E16	CAN1 message box 0:Time stamp		XX16
026F16	Chine message box of time stamp		XX16
027016			XX16
027116			XX16
027216	CAN1 message box 1: Identifier / DLC		XX16
027316	Chini message bux 1. identitier / DEC		XX ₁₆
027416			XX16
027516	1		XX16
027616			XX16
027716	1		XX16
027816	1		XX16
027916			XX16
027A ₁₆	CAN1 message box 1: Data field		XX16
027B16	1		XX16
027D16			XX16
027D16			XX16
027D16 027E16		<u> </u>	XX16
	CAN1 message box 1:Time stamp		XX16
027F16			

Figure 1.4.10 Location of Peripheral Function Control Registers and Value at After Reset (10)

RENESAS

Under development This document is under development and its contents are subject to change.

Address	Register	Symbol	After reset
028016			XX16
0281 ₁₆			XX 16
028216	CANIT measure her 0: Identifier / DLC		XX16
028316	CAN1 message box 2: Identifier / DLC		XX16
028416	1		XX16
028516	-		XX16
028616			XX16
	-		XX16 XX16
028716	-		
028816	-		XX16
028916	CAN1 message box 2: Data field		XX16
028A16			XX16
028B16			XX16
028C16			XX ₁₆
028D16			XX16
028E16	CANI1 magazara hay 0; Tima atama		XX16
028F16	CAN1 message box 2: Time stamp		XX16
029016			XX16
029116	1		XX16
029216			XX16
029216	CAN1 message box 3: Identifier / DLC		XX16 XX16
	1		XX16
029416	1		
029516			XX16
029616	4		XX16
029716			XX16
029816			XX16
029916	CAN1 message box 3: Data field		XX16
029A16	CANT message box 5. Data neid		XX ₁₆
029B16			XX16
029C16			XX16
029D16	1		XX16
029E16			XX16
029F16	CAN1 message box 3: Time stamp		XX16
02A016			XX16
			XX16
02A116	-		
02A216	CAN1 message box 4: Identifier / DLC		XX16
02A316			XX16
02A4 ₁₆			XX16
02A516			XX16
02A616			XX16
02A716			XX ₁₆
02A816			XX16
02A9 ₁₆	OANIA management from A. Data Calif		XX16
02AA ₁₆	CAN1 message box 4: Data field		XX16
02AB ₁₆	1		XX16
02AC16	1		XX16
02AD16	1		XX16
02AD16			XX16 XX16
	CAN1 message box 4: Time stamp		XX16 XX16
02AF16		 	
02B016	4		XX ₁₆
02B1 ₁₆	4		XX16
02B216	CAN1 message box 5: Identifier / DLC		XX16
02B316			XX16
02B416]		XX16
02B516			XX16
02B616			XX16
02B7 ₁₆			XX16
02B816	1		XX16
02B916	1		XX16
02B316	CAN1 message box 5: Data field		XX16
02BA16	1		XX16 XX16
	1		XX16
02BC16	1		
02BD16		 	XX ₁₆
02BE16	CAN1 message box 5: Time stamp		XX16
02BF16			XX16

Figure 1.4.11 Location of Peripheral Function Control Registers and Value at After Reset (11)

M16C/6N4 Group

Address	Register	Symbol	After reset
02C016			XX ₁₆
02C116			XX ₁₆
02C216			XX ₁₆
02C316	CAN1 message box 6: Identifier / DLC		XX ₁₆
02C4 ₁₆			XX ₁₆
02C516			XX ₁₆
02C616			XX ₁₆
02C7 ₁₆	1		XX ₁₆
02C816			XX16
02C916			XX16
02CO16	CAN1 message box 6: Data field		XX16
02CR16	-		XX16
02CD16	-		XX16
02CC16 02CD16	-		XX16 XX16
			XX16 XX16
02CE16	CAN1 message box 6: Time stamp		XX16 XX16
02CF16			XX16
02D016	-		XX16
02D1 ₁₆	4		
02D216	CAN1 message box 7: Identifier / DLC		XX16
02D316	4		XX16
02D4 ₁₆	4		XX16
02D516			XX16
02D616	4		XX ₁₆
02D7 ₁₆	4		XX16
02D816			XX ₁₆
02D916	CAN1 message box 7: Data field		XX ₁₆
02DA16			XX ₁₆
02DB16			XX16
02DC16			XX ₁₆
02DD16			XX16
02DE16	CAN1 message box 7: Time stamp		XX ₁₆
02DF16	CANT message box 7. Time stamp		XX ₁₆
02E016			XX ₁₆
02E116			XX ₁₆
02E216	CANIT measure her 8: Identifier / DLC		XX ₁₆
02E316	CAN1 message box 8: Identifier / DLC		XX ₁₆
02E416			XX ₁₆
02E516			XX ₁₆
02E616			XX ₁₆
02E716			XX ₁₆
02E816	-		XX ₁₆
02E916			XX ₁₆
02EA16	CAN1 message box 8: Data field		XX ₁₆
02EB16	1		XX16
02EC16	1		XX16
02ED16	1		XX16
02EE16		I I	XX16
02EE16	CAN1 message box 8: Time stamp		XX16
02E016			XX16
02F116	1		XX16
02F216			XX16
02F216 02F316	CAN1 message box 9: Identifier / DLC		XX16
02F316 02F416	1		XX16
	1		XX16 XX16
02F516			XX16 XX16
02F616	4		XX16 XX16
02F716	4		
02F8 ₁₆	-		XX16
02F9 ₁₆	CAN1 message box 9: Data field		XX16
02FA16	4		XX16
02FB16	4		XX16
02FC16	4		XX16
02FD ₁₆			XX ₁₆
02FE16	CAN1 message box 9: Time stamp		XX ₁₆
02FF16		1	XX16

Figure 1.4.12 Location of Peripheral Function Control Registers and Value at After Reset (12)

M16C/6N4 Group

Under development This document is under development and its contents are subject to change.

Address	Register	Symbol	After reset
030016			XX16
030116			XX16
030216	CAN1 message box 10: Identifier / DLC		XX16
030316			XX16
030416			XX16
030516			XX16
030616			XX16
030716			XX16
030816			XX16
030916	CAN1 message box 10: Data field		XX16
030A16			XX16
030B16			XX16
030C16			XX16
030D16			XX16
030E16	CAN1 message box 10: Time stamp		XX16
030F16			XX16
031016			XX16
031116	4		XX16
031216	CAN1 message box 11: Identifier / DLC		XX16
031316			XX16
031416	1		XX16
031516			XX16
031616			XX16
0317 16	1		XX16
031816			XX ₁₆
031916	CAN1 message box 11: Data field		XX ₁₆
031A ₁₆	CANT message box 11. Data neid		XX ₁₆
031B16			XX16
031C16			XX16
031D16			XX16
031E16	CAN1 message box 11: Time stamp		XX16
031F16	over message box messamp		XX16
032016			XX16
032116			XX16
032216	CAN1 message box 12: Identifier / DLC		XX16
032316			XX16
032416	_		XX16
032516			XX16
032616	4		XX16
032716	4		XX16
032816	4		XX16
032916	CAN1 message box 12: Data field		XX16
032A ₁₆			XX16
032B ₁₆	4		XX16
032C16	4		XX16
032D ₁₆			XX16
032E16	CAN1 message box 12: Time stamp		XX16
032F16			XX16
033016	4		XX16
033116	4		XX16
033216	CAN1 message box 13: Identifier / DLC		XX16
033316			XX16
033416	4		XX16
033516			XX16
033616	4		XX16
033716	4		XX16
033816	4		XX16
033916	CAN1 message box 13: Data field		XX16
033A ₁₆	of an incodage box to. Data liela		XX16
033B16	1		XX16
033C ₁₆	4		XX16
033D16			XX16
033E16	CAN1 message box 13: Time stamp		XX16
033F16			XX ₁₆

Figure 1.4.13 Location of Peripheral Function Control Registers and Value at After Reset (13)

Address	Register	Symbol	After reset
034016			XX16
034116			XX16
034216	CAN1 message box 14: Identifier / DLC		XX16
034316	~		XX16 XX16
034416			
034516			XX16 XX16
034616			
034716			XX16 XX16
034816			XX16
0349 ₁₆ 034A ₁₆	CAN1 message box 14: Data field		XX16
034A16 034B16			XX16
034D16 034C16			XX16
034D16			XX16
034E16			XX16
034F16	CAN1 message box 14: Time stamp		XX16
035016			XX16
035116			XX16
035216			XX16
035316	CAN1 message box 15: Identifier / DLC		XX16
035416			XX16
035516			XX16
035616			XX16
035716			XX16
035816			XX16
035916	CANIC measure have dry Date Catel		XX16
035A ₁₆	CAN1 message box 15: Data field		XX16
035B16			XX16
035C ₁₆			XX16
035D16			XX ₁₆
035E16			XX ₁₆
035F16	CAN1 message box 15: Time stamp		XX ₁₆
036016			XX16
036116			XX16
036216	CANIT alabal mook register		XX16
036316	CAN1 global mask register	C1GMR	XX16
036416			XX16
036516			XX16
036616			XX16
036716			XX16
036816	CAN1 local mask A register	C1LMAR	XX16
036916	OANT local mask A register		XX16
036A16			XX16
036B16			XX16
036C16			XX16
036D16			XX16
036E16	CAN1 local mask B register	C1LMBR	XX16
036F16			XX16
037016			XX16
037116			XX16
037216			
037316			
037416		<u> </u>	
037516		I I	
037616			
037716			
037816			
037916			
037A ₁₆			
037B ₁₆			
037C ₁₆			
037D ₁₆			
037E ₁₆ 037F ₁₆			
: Undefine			

ddress	Register	Symbol	After reset
038016	Count start flag	TABSR	0016
)381 16	Clock prescaler reset flag	CPSRF	0XXXXXXX2
038216	One-shot start flag	ONSF	0016
038316	Trigger select register	TRGSR	0016
0384 ₁₆	Up-down flag	UDF	0016
038516		001	
038616			XX ₁₆
)387 ₁₆	Timer A0 register	TA0	XX16
			XX16
038816	Timer A1 register	TA1	XX16
) <u>38916</u>			XX16
038A16	Timer A2 register	TA2	
)38B16			XX16
038C16	Timer A3 register	ТАЗ	XX16
)38D16			XX16
)38E16	Timer A4 register	TA4	XX16
)38F16	11101711-9.000		XX ₁₆
039016	Timer B0 register	тво	XX16
)391 16		TBO	XX16
)392 16	Timer D1 register	TD4	XX ₁₆
)393 16	Timer B1 register	TB1	XX ₁₆
039416	Timer B0 register	TDO	XX ₁₆
039516	Timer B2 register	TB2	XX ₁₆
)39616	Timer A0 mode register	TAOMR	0016
0397 ₁₆	Timer A1 mode register	TA1MR	0016
)39816	Timer A2 mode register	TA2MR	0016
)399 ₁₆	Timer A3 mode register	TA3MR	0016
039A16	Timer A4 mode register	TA4MR	0016
	Timer B0 mode register	TBOMR	00XX00002
)39B16	Timer B1 mode register	TB1MR	
039C16			00XX00002
039D16	Timer B2 mode register	TB2MR	00XX00002
039E16	Timer B2 special mode register	TB2SC	XXXXXX002
039F16			
03A016	UART0 transmit/receive mode register	U0MR	0016
)3A1 16	UART0 bit rate generator	U0BRG	XX16
03A216	UART0 transmit buffer register	U0ТВ	XX ₁₆
03A316	-	0012	XX16
)3A4 16	UART0 transmit/receive control register 0	U0C0	000010002
)3A5 16	UART0 transmit/receive control register 1	U0C1	00000102
)3A616	LIADTO reacing buffer register	UORB	XX ₁₆
03A716	UART0 receive buffer register	UURB	XX ₁₆
03A816	UART1 transmit/receive mode register	U1MR	0016
)3A9 ₁₆	UART1 bit rate generator	U1BRG	XX ₁₆
3AA16			XX16
3AB16	UART1 transmit buffer register	U1TB	XX16
3AC16	UART1 transmit/receive control register 0	U1C0	000010002
3AD16	UART1 transmit/receive control register 1	U1C1	00000102
			XX16
3AE16	UART1 receive buffer register	U1RB —	XX16 XX16
)3AF16	UART transmit/receive control register 2		
03B016		UCON	X0000002
)3B1 ₁₆		 	
03B216			
03B316			
)3B416			
)3B516			
3B6 16			
)3B7 16			
)3B816	DMA0 request cause select register	DM0SL	0016
03B916			
03BA16	DMA1 request cause select register	DM1SL	0016
03BB16			
03BC16			XX ₁₆
	CRC data register	CRCD	XX16
<u>)3BD16</u>	CRC input register	CRCIN	
) <u>3BE16</u>)3BF16		CRCIN	XX16

Note: The blank areas are reserved and cannot be accessed by users.

Figure 1.4.15 Location of Peripheral Function Control Registers and Value at After Reset (15)

M16C/6N4 Group

Address	Register	Symbol	After reset
03C016	A-D register 0	AD0	XX16
03C1 ₁₆			XX16
03C216	A-D register 1	AD1	XX16 XX16
03C316	-		XX16 XX16
03C4 ₁₆ 03C5 ₁₆	A-D register 2	AD2	XX16 XX16
03C516 03C616			XX16 XX16
03C616 03C716	A-D register 3	AD3	XX16 XX16
03C816	· · ·		XX16
03C916	A-D register 4	AD4	XX16
03CA16		455	XX16
03CB16	A-D register 5	AD5	XX16
03CC16	A-D register 6	AD6	XX16
03CD16			XX16
03CE16	A-D register 7	AD7	XX16
03CF16			XX16
03D016		I I	
03D116		I I	
03D216			
03D3 ₁₆ 03D4 ₁₆	A-D control register 2	ADCON2	0016
03D416 03D516		THE GOINE	0010
03D616	A-D control register 0	ADCON0	00000XXX2
03D716	A-D control register 1	ADCON1	0016
03D816	D-A register 0	DA0	XX16
03D916	Ť		
03DA16	D-A register 1	DA1	XX16
03DB16			
03DC16	D-A control register	DACON	0016
03DD16			
03DE16			
03DF16	Port P0 register	P0	VV
03E016	Port P0 register Port P1 register	P0	XX16 XX16
03E1 ₁₆ 03E2 ₁₆	Port P0 direction register	PD0	0016
03E216 03E316	Port P1 direction register	PD0 PD1	0016
03E316 03E416	Port P2 register	P2	XX16
03E516	Port P3 register	P3	XX16
03E616	Port P2 direction register	PD2	0016
03E716	Port P3 direction register	PD3	0016
03E816	Port P4 register	P4	XX16
03E916	Port P5 register	P5	XX16
03EA ₁₆	Port P4 direction register	PD4	0016
03EB16	Port P5 direction register	PD5	0016
03EC16	Port P6 register	P6	XX16
03ED16	Port P7 register	P7	XX16
03EE16	Port P6 direction register	PD6	0016
03EF16	Port P7 direction register	PD7 P8	0016
03F016 03F116	Port P8 register Port P9 register	P8 P9	XX16 XX16
03F116 03F216	Port P8 direction register	P9 PD8	00X000002
03F216 03F316	Port P9 direction register	PD9	0016
03F4 ₁₆	Port P10 register	P10	XX16
03F516			
03F616	Port P10 direction register	PD10	0016
03F7 ₁₆			
03F816			
03F9 ₁₆			
03FA16			
03FB16			
03FC16	Pull-up control register 0	PUR0	0016
03FD16	Pull-up control register 1	PUR1	00000002 (Note 1)
			00000102
03FE16	Pull-up control register 2	PUR2	0016
03FF16	Port control register	PCR	0016
: Undefin	ed		
	hardware reset, the register is as follows:		

At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows: • "00000002" where the PM01 to PM00 bits in the PM0 register are "002" (single-chip mode) • "00000102" where the PM01 to PM00 bits in the PM0 register are "012" (memory expansion mode) or "112" (microprocessor mode)

Note 2: The blank areas are reserved and cannot be accessed by users.

Figure 1.4.16 Location of Peripheral Function Control Registers and Value at After Reset (16)

There are four types of resets: a hardware reset, a software reset, an watchdog timer reset, and an oscillation stop detection reset.

Hardware Reset

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the power supply voltage is within the recommended operating condition, the pins are initialized (refer to "Table 1.5.1 Pin Status When RESET Pin Level is "L""). The oscillation circuit is initialized and the main clock starts oscillating. When the input level at the RESET pin is released from "L" to "H", the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. The internal RAM is not initialized. If the RESET pin is pulled "L" while writing to the internal RAM, the internal RAM becomes indeterminate.

Figure 1.5.1 shows the example reset circuit. Figure 1.5.2 shows the reset sequence. Table 1.5.1 shows the statuses of the other pins while the **RESET** pin is "L". Figure 1.5.3 shows the CPU register status after reset. Refer to "SFR" for SFR status after reset.

1. When the power supply is stable

- (1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin.
- (2) Supply a clock for 20 cycles or more to the XIN pin.
- (3) Apply an "H" signal to the RESET pin.

2. Power on

- (1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin.
- (2) Let the power supply voltage increase until it meets the recommended operating condition.
- (3) Wait for td(P-R) or more until the internal power supply stabilizes.
- (4) Supply a clock for 20 cycles or more to the XIN pin.
- (5) Apply an "H" signal to the RESET pin.

Software Reset

When the PM03 bit in the PM0 register is set to "1" (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector.

Select the main clock for the CPU clock source, and set the PM03 bit to "1" with main clock oscillation satisfactorily stable.

At software reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.

Watchdog Timer Reset

Where the PM12 bit in the PM1 register is "1" (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows. Then the program is executed starting from the address indicated by the reset vector.

At watchdog timer reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.

Oscillation Stop Detection Reset

Where the CM27 bit in the CM2 register is "0" (reset at oscillation stop, re-oscillation detection), the microcomputer initializes its pins, CPU and SFR, coming to a halt if it detects main clock oscillation circuit stop. Refer to "Oscillation Stop and Re-oscillation Detection Function".

At oscillation stop detection reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.

M16C/6N4 Group




Figure 1.5.1 Example Reset Circuit


XIN td(P-R	► < ►		
	20 cycles are needed		
Microprocessor mode BYTE = H			
RESET		BCLK 28cycles	5
BCLK			S- S- Content of reset vector
Address		'	FFFFC16 X FFFFD16 X FFFFE16 X
RD			
WR			
CS0			
Microprocessor mode BYTE = L			Content of reset vector
Address			
RD			
WR			
CS0			
Single-chip mode	I		FFFFC16 Content of reset vector

Figure 1.5.2 Reset Sequence

Table 1.5.1 Pin Status When RESET Pin Level is "L"

	Status			
Pin name		CNVss = Vcc1 (Note)		
	CNVss = Vss	BYTE = Vss	BYTE = Vcc1	
P0	Input port	Data input	Data input	
P1	Input port	Data input	Input port	
P2, P3, P4 ₀ to P4 ₃	Input port	Address output (undefined)	Address output (undefined)	
P44	Input port	CSo output ("H" is output)	CSo output ("H" is output)	
P45 to P47	Input port	Input port (Pulled high)	Input port (Pulled high)	
P50	Input port	WR output ("H" is output)	WR output ("H" is output)	
P51	Input port	BHE output (undefined)	BHE output (undefined)	
P52	Input port	RD output ("H" is output)	RD output ("H" is output)	
P5₃	Input port	BCLK output	BCLK output	
P54	Input port	HLDA output	HLDA output	
		(The output value depends on	(The output value depends on	
		the input to the HOLD pin)	the input to the HOLD pin)	
P5₅	Input port	HOLD input	HOLD input	
P56	Input port	ALE output ("L" is output)	ALE output ("L" is output)	
P57	Input port	RDY input	RDY input	
P6, P7, P80 to P84,	Input port	Input port	Input port	
P86, P87, P9, P10				

Note: Shown here is the valid pin state when the internal power supply voltage has stabilized after power-on. When CNVss = Vcc1, the pin state is indeterminate until the internal power supply voltage stabilizes.





Processor Mode

(1) Types of Processor Mode

Three processor modes are available to choose from: single-chip mode, memory expansion mode, and microprocessor mode. Table 1.6.1 shows the features of these processor modes.

Table 1.0.1 Features OFF		
Processor mode	Access space	Pins which are assigned I/O ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or
		peripheral function I/O pins
Memory expansion mode	SFR, internal RAM, internal ROM,	Some pins serve as bus control pins (Note)
	external area (Note)	
Microprocessor mode	SFR, internal RAM, external area (Note)	Some pins serve as bus control pins (Note)
Noto: Pofor to "Pue"	·	

Table 1.6.1 Features of Processor Modes

Note: Refer to "Bus".

(2) Setting Processor Modes

Processor mode is set by using the CNVss pin and the PM01 to PM00 bits in the PM0 register.

Table 1.6.2 shows the processor mode after hardware reset. Table 1.6.3 shows the PM01 to PM00 bits set values and processor modes.

Table 1.6.2 Processor Mode After Hardware Reset

CNVss pin input level	Processor mode	
Vss	Single-chip mode	
Vcc1 (Notes 1, 2)	Microprocessor mode	

Note 1: If the microcomputer is reset in hardware by applying Vcc1 to the CNVss pin, the internal ROM cannot be accessed regardless of PM01 to PM00 bits.

Note 2: The multiplexed bus cannot be assigned to the entire \overline{CS} space.

Table 1.6.3 PM01 to PM00 Bits Set Values and Processor Modes

PM01 to PM 00 bits	Processor mode
002	Single-chip mode
012	Memory expansion mode
102	Must not be set
112	Microprocessor mode

Rewriting the PM01 to PM00 bits places the microcomputer in the corresponding processor mode regardless of whether the input level on the CNVss pin is "H" or "L". Note, however, that the PM01 to PM00 bits cannot be rewritten to "012" (memory expansion mode) or "112" (microprocessor mode) at the same time the PM07 to PM02 bits are rewritten. Note also that these bits cannot be rewritten to enter microprocessor mode in the internal ROM, nor can they be rewritten to exit microprocessor mode in areas overlapping the internal ROM.

If the microcomputer is reset in hardware by applying V_{CC1} to the CNV_{SS} pin (hardware reset), the internal ROM cannot be accessed regardless of PM01 to PM00 bits.

Figures 1.6.1 and 1.6.2 show the processor mode related registers. Figure 1.6.3 shows the memory map in single-chip mode. Figures 1.6.4 to 1.6.7 show the memory map and \overline{CS} area in memory expansion mode and microprocessor mode.

7 b6 b5 b4 b3 b2 b1 b0	Symbol	Address	After reset (Note 2)	
┶╍┶┙	PM0	000416	000000002 (CNVss pin = L) 000000112 (CNVss pin = H)	
	Bit symbol	Bit name	Function	RW
	PM00	Processor mode bit	0 0 : Single-chip mode 0 1 : Memory expansion mode	RW
	PM01	(Note 2)	1 0 : Must not be set 1 1 : Microprocessor mode	RW
	PM02	R/W mode select bit (Note 3)	0 : RD, BHE, WR 1 : RD, WRH, WRL	RW
	PM03	Software reset bit	Setting this bit to "1" resets the microcomputer. When read, its content is "0"	RW
	PM04	Multiplexed bus space	0 0 : Multiplexed bus is unused (Separate bus in the entire CS space)	RW
	PM05	select bit (Note 3)	0 1 : Allocated to <u>CS2</u> space 1 0 : Allocated to <u>CS1</u> space 1 1 : Allocated to the entire <u>CS</u> space (Note 4)	RW
	PM06	Port P4₀ to P4₃ function select bit (Note 3)	0 : Address output 1 : Port function (Address is not output)	RW
	PM07	BCLK output disable bit (Note 3)	0 : BCLK is output 1 : BCLK is not output (Pin is left high-impedance)	RW

Note 1: Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable).

Note 2: The PM01 to PM00 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.

Note 3: Effective when the PM01 to PM00 bits are set to "012" (memory expansion mode) or "112" (microprocessor mode).

Note 4: To set the PM01 to PM00 bits are "012" and the PM05 to PM04 bits are "112" (multiplexed bus assigned to the entire \overline{CS} space), apply an "H" signal to the BYTE pin (external data bus is 8-bit width). While the CNVss pin is held "H" (Vcc1), do not rewrite the PM05 to PM04 bits to "112" after reset. If the PM05 to PM04 bits are set to "112" during memory expansion mode, P31 to P37 and P40 to P43 become I/O ports, in which case the accessible area for each \overline{CS} is 256 bytes.

Figure 1.6.1 PM0 Register

	Symbol PM1	Address 000516	After reset 0XXX10002	
	Bit symbol	Bit name	Function	RW
	PM10	CS2 area switch bit (data block enable bit) (Note 2)	0 : 0800016 to 26FFF16 (block A disable) 1 : 1000016 to 26FFF16 (block A enable)	RW
	PM11	Port P37 to P34 function select bit (Note 3)	0 : Address output 1 : Port function	RW
· · · · · · · · · · · · · · · · · · ·	PM12	Watchdog timer function select bit	0 : Watchdog timer interrupt 1 : Watchdog timer reset (Note 4)	RW
	PM13	Internal reserved area expansion bit (Note 5)	Internal ROM area is: 0 : 192 Kbytes or smaller 1 : Expanded over 192 Kbytes	RW
	_ (b6-b4)	Reserved bit	Set to "0".	RW
	PM17	Wait bit (Note 6)	0 : No wait state 1 : With wait state (1 wait)	RW
loto 1. Write to this register	after setting th rersion, this bit	e PRC1 bit in the PRCR re	gister to "1" (write enable).	

Internal ROM, or an external area.
 If the CSiW bit (i = 0 to 3) in the CSR register is "0" (with wait state), the CSi area is always accessed with one or more wait states regardless of whether the PM17 bit is set or not.

Where the RDY signal is used or multiplexed bus is used, set the CSiW bit to "0" (with wait state).

Figure 1.6.2 PM1 Register

M16C/6N4 Group




Figure 1.6.3 Memory Map in Single-chip Mode




Figure 1.6.4 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (1)




Figure 1.6.5 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (2)




Figure 1.6.6 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (3)




Figure 1.6.7 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (4)

Bus

During memory expansion or microprocessor mode, some pins serve as the bus control pins to perform data input/output to and from external devices. These bus control pins include A_0 to A_{19} , D_0 to D_{15} , $\overline{CS_0}$ to $\overline{CS_3}$, \overline{RD} , $\overline{WRL/WR}$, $\overline{WRH/BHE}$, ALE, \overline{RDY} , \overline{HOLD} , \overline{HLDA} and BCLK.

Bus Mode

The bus mode, either multiplexed or separate, can be selected using the PM05 to PM04 bits in the PM0 register.

Separate Bus

In this bus mode, data and address are separate.

Multiplexed Bus

In this bus mode, data and address are multiplexed.

- When the input level on BYTE pin is high (8-bit data bus)
- D_0 to D_7 and A_0 to A_7 are multiplexed.
- When the input level on BYTE pin is low (16-bit data bus)

 D_0 to D_7 and A_1 to A_8 are multiplexed. D_8 to D_{15} are not multiplexed. Do not use D_8 to D_{15} . External buses connecting to a multiplexed bus are allocated to only the even addresses of the microcomputer. Odd addresses cannot be accessed.

Bus Control

The following describes the signals needed for accessing external devices and the functionality of software wait.

(1) Address Bus

The address bus consists of 20 lines, A_0 to A_{19} . The address bus width can be chosen to be 12, 16 or 20 bits by using the PM06 bit in the PM0 register and the PM11 bit in the PM1 register. Table 1.7.1 shows the PM06 and PM11 bits set values and address bus widths.

When processor mode is changed from singlechip mode to memory expansion mode, the address bus is indeterminate until any external area is accessed.

Table 1.7.1 PM06 and PM11 Bits Set Value and Address Bus Width

Set value (Note)	Pin function	Address bus width
PM11 = 1	P34 to P37	12 bits
PM06 = 1	P4₀ to P4₃	
PM11 = 0	A12 to A15	16 bits
PM06 = 1	P4₀ to P4₃	
PM11 = 0	A12 to A15	20 bits
PM06 = 0	A16 to A19	

Note: No values other than those shown above can be set.

(2) Data Bus

When input on the BYTE pin is high (data bus is an 8-bit width), 8 lines D_0 to D_7 comprise the data bus; when input on the BYTE pin is low (data bus is a 16-bit width), 16 lines D_0 to D_{15} comprise the data bus. Do not change the input level on the BYTE pin while in operation.

(3) Chip Select Signal

The chip select (hereafter referred to as the $\overline{CS_i}$) signals are output from the $\overline{CS_i}$ (i = 0 to 3) pins. These pins can be chosen to function as I/O ports or as \overline{CS} by using the CSi bit in the CSR register. Figure 1.7.1 shows the CSR register.

During 1 Mbyte mode, the external area can be separated into up to 4 by the $\overline{CS_i}$ signal which is output from the $\overline{CS_i}$ pin.

Figure 1.7.2 shows the example of address bus and $\overline{CS_i}$ signal output in 1 Mbyte mode.


b7 b6 b5 b4 b3 b2	b1 b0	Symbol CSR	Address 000816	After reset 0116	
		Bit symbol	Bit name	Function	RW
		CS0	CSo output enable bit	0 : Chip select output disabled	RW
		CS1	CS1 output enable bit	(functions as I/O port) 1 : Chip select output enabled	RW
		CS2	CS2 output enable bit		RW
		CS3	CS3 output enable bit		RW
·		CS0W	CSo wait bit	0 : With wait state 1 : Without wait state	
		CS1W	CS1 wait bit		
		CS2W	CS2 wait bit	(Notes 1, 2, 3)	RW
		CS3W	CS3 wait bit		RW
CSiW bit to " Note 2: If the PM17 b	0" (Wait hit in the	al is used in the state). PM1 register	e area indicated by $\overline{CS_i}$ (i = 0	to 3) or the multiplexed bus is used, the external area indicated by $\overline{CS_0}$	set th

Note 3: When the CSiW bit is "0" (with wait state), the number of wait states (in terms of clock cycles) can be selected using the CSEi1W to CSEi0W bits in the CSE register.

Figure 1.7.1 CSR Register

M16C/6N4 Group

Example 1



Example 2

Figure 1.7.2 Example of Address Bus and CSi Signal Output in 1 Mbyte Mode

(4) Read and Write Signals

When the data bus is 16-bit width, the read and write signals can be chosen to be a combination of \overline{RD} , \overline{WR} and \overline{BHE} or a combination of \overline{RD} , \overline{WRL} and \overline{WRH} by using the PM02 bit in the PM0 register. When the data bus is 8-bit width, use a combination of \overline{RD} , \overline{WR} and \overline{BHE} .

Table 1.7.2 shows the operation of \overline{RD} , \overline{WRL} , and \overline{WRH} signals. Table 1.7.3 shows the operation of \overline{RD} , \overline{WR} , and \overline{BHE} signals.

Data bus width	RD	WRL	RL WRH Status of external data b	
16 bits	L	Н	H Read data	
(BYTE pin	Н	L	Н	Write 1 byte of data to an even address
input = L)	input = L) H H L		L	Write 1 byte of data to an odd address
			L	Write data to both even and odd addresses

Table 1.7.2 Operation of RD, WRL and WRH Signals

Table 1.7.3 Operation of RD, WR and BHE Signals

Data bus width	RD	WR	BHE	Ao	Status of external data bus		
16 bits	Н	L	L	Н	Write 1 byte of data to an odd address		
(BYTE pin	L	Н	L	Н	Read 1 byte of data from an odd address		
input = L)	Н	L	Н	L	Write 1 byte of data to an even address		
	L	Н	Н	L	Read 1 byte of data from an even address		
	Н	L	L	L	Write data to both even and odd addresses		
	L	Н	L	L	Read data from both even and odd addresses		
8 bits	Н	L	- (Note)	H to L	Write 1 byte of data		
(BYTE pin input = H)	L	Н	- (Note)	H to L	Read 1 byte of data		

Note: Do not use.

(5) ALE Signal

The ALE signal latches the address when accessing the multiplexed bus space. Latch the address when the ALE signal falls. Figure 1.7.3 shows the ALE signal, address bus and data bus.

When BYTE pin input = H	When BYTE pin input = L
ALE	ALE
Ao/Do to A7/D7	Ao X Address X
As to A19 Address (Note)	A1/D0 to A8/D7 Address Data
	A9 to A19
Note: If the entire $\overline{\text{CS}}$ space is assigned a multiplexed bus, t	hese pins function as I/O ports.

Figure 1.7.3 ALE Signal, Address Bus, Data Bus

(6) The RDY Signal

This signal is provided for accessing external devices which need to be accessed at low speed. If input on the $\overline{\text{RDY}}$ pin is asserted low at the last falling edge of BCLK of the bus cycle, one wait state is inserted in the bus cycle. While in a wait state, the following signals retain the state in which they were when the $\overline{\text{RDY}}$ signal was acknowledged.

A₀ to A₁₉, D₀ to D₁₅, $\overline{CS_0}$ to $\overline{CS_3}$, \overline{RD} , \overline{WRL} , \overline{WRH} , \overline{WR} , \overline{BHE} , ALE, \overline{HLDA}

Then, when the input on the $\overline{\text{RDY}}$ pin is detected high at the falling edge of BCLK, the remaining bus cycle is executed. Figure 1.7.4 shows example in which the wait state was inserted into the read cycle by the $\overline{\text{RDY}}$ signal. To use the $\overline{\text{RDY}}$ signal, set the corresponding bit (CS3W to CS0W bits) in the CSR register to "0" (with wait state). When not using the $\overline{\text{RDY}}$ signal, process the $\overline{\text{RDY}}$ pin as an unused pin.




Figure 1.7.4 Example in which Wait State was Inserted into Read Cycle by RDY Signal

This signal is used to transfer control of the bus from CPU or DMAC to an external circuit. When the input on $\overline{\text{HOLD}}$ pin is pulled low, the microcomputer is placed in a hold state after the bus access then in process finishes. The microcomputer remains in a hold state while the $\overline{\text{HOLD}}$ pin is held low, during which time the $\overline{\text{HDA}}$ pin outputs a low-level signal.

Table 1.7.4 shows the microcomputer status in the hold state.

Bus-using priorities are given to HOLD, DMAC, and CPU in order of decreasing precedence (refer to "Figure 1.7.5 Bus-using Priorities"). However, if the CPU is accessing an odd address in word units, the DMAC cannot gain control of the bus during two separate accesses.

\overline{HOLD} > DMAC > CPU

Figure 1.7.5 Bus-using Priorities

Item		Status	
BCLK		Output	
A ₀ to A ₁₉ , D ₀ to D ₁₅ , $\overline{CS_0}$ to $\overline{CS_3}$, \overline{RI}	D, WRL, WRH, WR, BHE	High-impedance	
I/O ports P0, P1, P3, P4 (Note 1		High-impedance	
	P6 to P10	Maintains status when hold signal is received	
HLDA		Output "L"	
Internal peripheral circuits		ON (but watchdog timer stops (Note 2))	
ALE signal		Undefined	

Note 1: When I/O port function is selected.

Note 2: The watchdog timer does not stop when the PM22 bit in the PM2 register is set to "1" (the count source for the watchdog timer is the ring oscillator clock).

(8) BCLK Output

If the PM07 bit in the PM0 register is set to "0" (output enable), a clock with the same frequency as that of the CPU clock is output as BCLK from the BCLK pin. Refer to "CPU Clock and Peripheral Function Clock".

Table 1.7.5 shows the pin functions for each processor mode.

Table 1.7.5 Pin Functions for Each Processor Mode

Process	or mode	Memory e	Memory expansion mode				
PM05 to PM04 bits		002 (separate bus)		012 (CS2 is for mu others are for s 102 (CS1 is for mu others are fo	separate bus)	11 ₂ (multiplexed bus for the entire space) (Note 1)	
Data bus v	vidth	8 bits	16 bits	8 bits	16 bits	8 bits	
BYTE pin		"H"	"L"	"H"	"L"	"H"	
P00 to P07		Do to D7		Do to D7 (Note	4)	I/O ports	
P10 to P17		I/O ports	D8 to D15	I/O ports	D ₈ to D ₁₅ (Note 4)	I/O ports	
P20		Ao	1	A ₀ /D ₀ (Note 2)	Ao	A0/D0	
P21 to P27		A1 to A7		A1 to A7/D1 to D7	A1 to A7/D0 to D6	A1 to A7/D1 to D7	
				(Note 2)	(Note 2)		
P30		A ₈			A ₈ /D ₇ (Note 2)	A ₈	
P31 to P33		A9 to A11	I/O ports				
P34 to P37	PM11 = 0	A12 to A15				I/O ports	
	PM11 = 1	I/O ports					
P40 to P43	PM06 = 0	A16 to A19				I/O ports	
	PM06 = 1	I/O ports					
P44	CS0 = 0	I/O ports					
	CS0 = 1	CS ₀					
P45	CS1 = 0	I/O ports					
	CS1 = 1	CS ₁					
P46	CS2 = 0	I/O ports					
	CS2 = 1	CS ₂					
P47	CS3 = 0	I/O ports					
	CS3 = 1	CS₃					
P5₀	PM02 = 0	WR					
	PM02 = 1	- (Note 3)	WRL	- (Note 3)	WRL	- (Note 3)	
P51	PM02 = 0	BHE					
	PM02 = 1	- (Note 3)	WRH	- (Note 3)	WRH	- (Note 3)	
P52	1	RD	1	1	1		
P5₃		BCLK					
P54		HLDA					
P5₅		HOLD					
P56		ALE					
P57		RDY					

I/O ports: Function as I/O ports or peripheral function I/O pins.

- Note 1: For setting the PM01 to PM00 bits to "012" (memory expansion mode) and the PM05 to PM04 bits to "112" (multiplexed bus assigned to the entire \overline{CS} space), apply "H" to the BYTE pin (external data bus is an 8-bit width). While the CNVss pin is held "H" (Vcc1), do not rewrite the PM05 to PM04 bits to "112" after reset. If the PM05 to PM04 bits are set to "112" during memory expansion mode, P31 to P37 and P40 to P43 become I/O ports, in which case the accessible area for each \overline{CS} is 256 bytes.
- Note 2: In separate bus mode, these pins serve as the address bus.
- Note 3: If the data bus is 8-bit width, make sure the PM02 bit is set to "0" (RD, BHE, WR).
- Note 4: When accessing the area that uses a multiplexed bus, these pins output an indeterminate value during a write.

(9) External Bus Status When Internal Area Accessed

Table 1.7.6 shows the external bus status when the internal area is accessed.

lte	Item SFR accessed Internal ROM, internal RAM access			
Ao to A19		Address output	Maintain status before accessed address	
			of external area or SFR	
Do to D15	When read	High-impedance	High-impedance	
When write		Output data	Undefined	
RD, WR, W	RL, WRH	RD, WR, WRL, WRH output	Output "H"	
BHE		BHE output	Maintain status before accessed status of	
			external area or SFR	
CSo to CS3		Output "H"	Output "H"	
ALE		Output "L"	Output "L"	

 Table 1.7.6 External Bus Status When Internal Area Accessed

(10) Software Wait

Software wait states can be inserted by using the PM17 bit in the PM1 register, the CS0W to CS3W bits in the CSR register, and the CSE register. The SFR area is unaffected by these control bits. This area is always accessed in 2 BCLK or 3 BCLK cycles as determined by the PM20 bit in the PM2 register. Refer to "Table 1.7.7 Bit and Bus Cycle Related to Software Wait " for details.

To use the $\overline{\text{RDY}}$ signal, set the corresponding CS3W to CS0W bit to "0" (with wait state). Figure 1.7.6 shows the CSE register. Table 1.7.7 shows the software wait related bits and bus cycles. Figures 1.7.7 and 1.7.8 show the typical bus timings using software wait.

Bit symbol Bit name Function R CSE00W CSE00W CSo wait expansion bit (Note) 0 0 : 1 wait 0 1 : 2 waits 1 0 : 3 waits 1 1 : Must not be set F CSE01W CSE01W CSE01W CSE01W D 0 : 1 wait 0 1 : 2 waits 1 0 : 3 waits 1 1 : Must not be set F CSE10W CSE10W CS1 wait expansion bit (Note) D 0 : 1 wait 0 1 : 2 waits 1 0 : 3 waits 1 1 : Must not be set F CSE11W CS1 wait expansion bit (Note) D 0 : 1 wait 1 : Must not be set F CSE20W CS2 wait expansion bit (S2 waits 1 0 : 3 waits 1 1 : Must not be set F
CSE00W CSE00W CSo wait expansion bit (Note) 0 0 : 1 wait 0 1 : 2 waits 1 0 : 3 waits 1 1 : Must not be set F CSE01W CSE01W CSE01W CSE01W F CSE10W CSE10W CS1 wait expansion bit (Note) 0 0 : 1 wait 0 1 : 2 waits 1 1 : Must not be set F CSE11W CSE11W CS1 wait expansion bit (Note) 0 0 : 1 wait 0 1 : 2 waits 1 1 : Must not be set F CSE20W CSE20W CSE wait expansion bit 0 : 1 wait 0 0 : 1 wait F
CSE01W (Note) 1 0 : 3 waits 1 1 : Must not be set F CSE10W CSE10W CS1 wait expansion bit (Note) 0 0 : 1 wait 0 1 : 2 waits 1 0 : 3 waits 1 1 : Must not be set F CSE11W CSE11W CSE20W CSE20W F CSE20W CSE wait expansion bit 0 0 : 1 wait b5 b4 0 0 : 1 wait F
CSE10W CSE10W 0 0 : 1 wait F CSE11W CS1 wait expansion bit 0 1 : 2 waits 1 0 : 3 waits 1 0 : 3 waits 1 1 : Must not be set F CSE20W CSE wait expansion bit 0 0 : 1 wait
CSE11W (Note) 1 0 : 3 waits 1 1 : Must not be set F CSE20W CSE20W 0 0 : 1 wait F
CSE20W CSE20W 0 0 : 1 wait
(Note) (Note) 1 0 : 3 waits 1 1 : Must not be set
CSE30W CSE30W CS3 wait expansion bit 0 1 : 2 waits
CSE31W (Note) 1 0 : 3 waits 1 1 : Must not be set F

Figure 1.7.6 CSE Register

	.7 501100		leialeu D	its and bus cyc	103		
Area	Bus mode	PM2 Register PM20 bit	PM1 Register PM17 bit	CSR register CS3W bit (Note 1) CS2W bit (Note 1) CS1W bit (Note 1) CS0W bit (Note 1)	CSE register CS31W to CS30W bits CS21W to CS20W bits CS11W to CS10W bits CS01W to CS00W bits	Software wait	Bus cycle
SFR	-	0	_	-	_		2 BCLK cycles (Note 4)
	-	1	_	_	_	_	3 BCLK cycles (Note 4)
Internal	_	_	0	_	_	No wait	1 BCLK cycle (Note 3)
ROM, RAM	_	_	1	_	_	1 wait	2 BCLK cycles
External	Separate	_	0	1	002	No wait	1 BCLK cycle (read)
area	bus						2 BCLK cycles (write)
		_	_	0	002	1 wait	2 BCLK cycles (Note 3)
		_	-	0	012	2 waits	3 BCLK cycles
		_	_	0	102	3 waits	4 BCLK cycles
		_	1	1	002	1 wait	2 BCLK cycles
	Multiplexed	_	_	0	002	1 wait	3 BCLK cycles
	bus	_	_	0	012	2 waits	3 BCLK cycles
	(Note 2)	_	_	0	102	3 waits	4 BCLK cycles
			1	0	002	1 wait	3 BCLK cycles

Table 1.7.7 S	Software Wait	Related	Bits and	Bus Cycles
---------------	---------------	---------	----------	------------

Note 1: To use the $\overline{\text{RDY}}$ signal, set this bit to "0 ".

Note 2: To access in multiplexed bus mode, set the corresponding bit of CS0W to CS3W to "0" (with wait state).

Note 3: After reset, the PM17 bit is set to "0" (without wait state), all of the CS0W to CS3W bits are set to "0" (with wait state), and the CSE register is set to "00₁₆" (one wait state for $\overline{CS_0}$ to $\overline{CS_3}$). Therefore, the internal RAM and internal ROM are accessed with no wait state, and all external areas are accessed with one wait state.

Note 4: When the selected CPU clock source is the PLL clock, the number of wait cycles can be altered by the PM20 bit in the PM2 register. When using a 16 MHz or higher PLL clock, be sure to set the PM20 bit to "0" (2 wait cycles).

Under development This document is under development and its contents are subject to change.

M16C/6N4 Group




Figure 1.7.7 Typical Bus Timings Using Software Wait (1)




Figure 1.7.8 Typical Bus Timings Using Software Wait (2)

Clock Generation Circuit

The clock generation circuit contains four oscillator circuits as follows:

- (1) Main clock oscillation circuit
- (2) Sub clock oscillation circuit
- (3) Ring oscillator
- (4) PLL frequency synthesizer

Table 1.8.1 lists the clock generation circuit specifications. Figure 1.8.1 shows the clock generation circuit. Figures 1.8.2 to 1.8.8 show the clock-related registers.

Item	Main clock oscillation circuit	Sub clock oscillation circuit	Ring oscillator	PLL frequency synthesizer
Use of clock	 CPU clock source Peripheral function clock source 	 CPU clock source Timer A, B's clock source 	 CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating 	 CPU clock source Peripheral function clock source
Clock frequency	0 to 16 MHz	32.768 kHz	About 1 MHz	20 MHz
Usable	 Ceramic oscillator 	 Crystal oscillator 	-	-
oscillator	 Crystal oscillator 			
Pins to connect	XIN, XOUT	XCIN, XCOUT	-	-
oscillator				
Oscillation stop and re-oscillation detection function	Present	Present	Present	Present
Oscillation status after reset	Oscillating	Stopped	Stopped	Stopped
Other	Externally derived clo	ock can be input	-	-

Table 1.8.1 Clock Generation Circuit Specifications




Figure 1.8.1 Clock Generation Circuit

b7 b6 b5 b4 b3	b2 b1 b0	register 0 (
		Symbol CM0	Address 000616	After reset 010010002	
		Bit symbol	Bit name	Function	RW
		CM00	Clock output function select bit	0 0 : I/O port P57 0 1 : fc output	RW
	 	CM01	(Valid only in single-chip mode)	1 0 : f8 output 1 1 : f32 output	RW
	 	CM02	WAIT peripheral function clock stop bit	0 : Do not stop peripheral function clock in wait mode1 : Stop peripheral function clock in wait mode (Note 2)	RW
		CM03	XCIN-XCOUT drive capacity select bit (Note 3)	0 : LOW 1 : HIGH	RW
		CM04	Port Xc select bit (Note 3)	0 : I/O port P86, P87 1 : XcIN-Xcout generation function (Note 4)	RW
		CM05	Main clock stop bit (Notes 5, 6, 7)	0 : On 1 : Off (Notes 8, 9)	RW
		CM06	Main clock division select bit 0 (Notes 7, 10, 12)	0 : CM16 and CM17 valid 1 : Division by 8 mode	RW
ļ 		CM07	System clock select bit (Notes 6, 11)	0 : Main clock, PLL clock, or ring oscillator clock 1 : Sub clock	RW
Note 2: The fc32 of (periphera	clock does al clock tur	not stop. Duri ned off when in	n wait mode).	l er to "1" (write enable). dissipation mode, do not set this bit	
Note 2: The fc32 of (periphera) Note 3: The CM03 stop mode Note 4: To use a pull-ups. Note 5: This bit is dissipation or not. To	clock does al clock tur 3 bit is set e. sub clock provided t n mode is stop the r	s not stop. Duri rned off when in t to "1" (high) w , set this bit to o stop the mair selected. This main clock, the	ng low speed or low power n wait mode). when the CM04 bit is set to ' "1". Also make sure ports F n clock when the low power of bit cannot be used for detect following setting is required	P86 and P87 are directed for input, w dissipation mode, do not set this bit '0" (I/O port) or the microcomputer g P86 and P87 are directed for input, w dissipation mode or ring oscillator low ction as to whether the main clock sto :	oes to vith no powe oppeo
Note 2: The fc32 of (peripheral stop mode stop mode Note 4: To use a pull-ups. Note 5: This bit is dissipation or not. To (1) Set the with th (2) Set the	clock does al clock tur 3 bit is set e. sub clock provided t n mode is o stop the r e CM07 bi ne sub cloc e CM20 bi	s not stop. Duri rned off when in t to "1" (high) w , set this bit to o stop the mair selected. This main clock, the t to "1" (sub clo ck stably oscilla it of CM2 regist	ing low speed or low power n wait mode). when the CM04 bit is set to ' "1". Also make sure ports F n clock when the low power of bit cannot be used for detect following setting is required ock select) or the CM21 bit of ating.	er to "1" (write enable). dissipation mode, do not set this bit '0" (I/O port) or the microcomputer g P86 and P87 are directed for input, w dissipation mode or ring oscillator low ction as to whether the main clock sto	oes to vith no powe oppeo elect)
Note 2: The fc32 of (peripheral stop mode stop mode Note 4: To use a pull-ups. Note 5: This bit is dissipation or not. To (1) Set the with th (2) Set the (3) Set the (1) Set the (2) Wait u	clock does al clock tur 3 bit is set e. sub clock provided t n mode is o stop the r e CM07 bi ne sub cloc e CM20 bi e CM05 bi e main clo e CM05 b until td(M-L)	s not stop. Duri rned off when in t to "1" (high) w , set this bit to o stop the mair selected. This main clock, the t to "1" (sub clo ck stably oscilla it of CM2 regist it to "1" (stop). ock as the clock it to "0" (oscilla elapses or the	ng low speed or low power n wait mode). when the CM04 bit is set to ' "1". Also make sure ports F n clock when the low power of bit cannot be used for detect following setting is required ock select) or the CM21 bit of ating. ter to "0" (oscillation stop, re k source for the CPU clock, ate) main clock oscillation stabil	er to "1" (write enable). dissipation mode, do not set this bit '0" (I/O port) or the microcomputer g P86 and P87 are directed for input, w dissipation mode or ring oscillator low ction as to whether the main clock sto : f CM2 register to "1" (ring oscillator se -oscillation detection function disable follow the procedure below.	oes to vith no powe oppeo elect)
Note 2: The fc32 of (peripheral stop mode stop mode Note 3: The CM03 stop mode Note 4: To use a pull-ups. Note 5: This bit is dissipation or not. To (1) Set the (3) Set the (1) Set the (2) Wait u (3) Set the (3) Set the (3	clock does al clock tur 3 bit is set e. sub clock provided t n mode is stop the r e CM07 bi e CM07 bi e CM05 b e CM05 b until td(M-L) e CM11, C	s not stop. Duri rned off when in t to "1" (high) w , set this bit to o stop the mair selected. This main clock, the t to "1" (sub clo ck stably oscilla it of CM2 regist it to "1" (stop). ock as the clocl it to "0" (oscilla elapses or the CM21 and CM0 = 0 (ring oscill	ng low speed or low power n wait mode). when the CM04 bit is set to ' "1". Also make sure ports F n clock when the low power of bit cannot be used for detect following setting is required ock select) or the CM21 bit of ating. ter to "0" (oscillation stop, re k source for the CPU clock, tte) main clock oscillation stabil 7 bits all to "0".	Page to "1" (write enable). dissipation mode, do not set this bit '0" (I/O port) or the microcomputer g P86 and P87 are directed for input, w dissipation mode or ring oscillator low ction as to whether the main clock sto : f CM2 register to "1" (ring oscillator se -oscillation detection function disable follow the procedure below. izes, whichever is longer. D5 bit = 1 (main clock turned off), the	oes to vith no powe oppeo elect) ed).
Note 2: The fc32 of (peripheral stop mode stop mode Note 3: The CM03 stop mode Note 4: To use a pull-ups. Note 5: This bit is dissipation or not. To (1) Set the (3) Set the (1) Set the (2) Set the (3) Set the (1) Set the (2) Wait u (3) Set the (3) Set the (3	clock does al clock tur 3 bit is set e. sub clock provided t n mode is o stop the r e CM07 bi e CM07 bi e CM05 bi e CM05 b until ta(M-L) e CM11, C e CM21 bit d to "1" (di tternal cloce	s not stop. Duri rned off when in t to "1" (high) w , set this bit to o stop the mair selected. This main clock, the t to "1" (sub clo ck stably oscilla it of CM2 regist it to "0" (oscilla elapses or the CM21 and CM0 = 0 (ring oscill vide-by-8 mod	ng low speed or low power n wait mode). when the CM04 bit is set to ' "1". Also make sure ports F n clock when the low power of bit cannot be used for detect following setting is required ock select) or the CM21 bit of ating. ter to "0" (oscillation stop, re k source for the CPU clock, ate) main clock oscillation stabil 7 bits all to "0". ator turned off) and the CM0 e) and the CM15 bit is fixed he clock oscillation buffer is fixed	er to "1" (write enable). dissipation mode, do not set this bit '0" (I/O port) or the microcomputer g P86 and P87 are directed for input, w dissipation mode or ring oscillator low ction as to whether the main clock sto : f CM2 register to "1" (ring oscillator se -oscillation detection function disable follow the procedure below. izes, whichever is longer.	oes to vith no powe oppeo elect) d).
Note 2: The fc32 of (peripheral stop mode Note 3: The CM03 stop mode Note 4: To use a pull-ups. Note 5: This bit is dissipation or not. To (1) Set the (3) Set the (3) Set the (1) Set the (2) Set the (3) Set the (1) Set the (2) Wait u (3) Set the (3) Set the	clock does al clock tur 3 bit is set e. sub clock provided t n mode is o stop the r e CM07 bi e CM07 bi e CM05 bi e CM05 b until td(M-L) e CM11, C e CM11, C	s not stop. Duri rned off when in t to "1" (high) w , set this bit to o stop the mair selected. This main clock, the t to "1" (sub clo ck stably oscilla it of CM2 regist it of CM2 regist it to "0" (oscilla elapses or the CM21 and CM0 = 0 (ring oscill vide-by-8 mod ck input, only the ceted as a CPL tet to "1", the X the XIN pin is	ng low speed or low power n wait mode). when the CM04 bit is set to ' "1". Also make sure ports F n clock when the low power of bit cannot be used for detect following setting is required ock select) or the CM21 bit of ating. ter to "0" (oscillation stop, re k source for the CPU clock, ate) main clock oscillation stabil 07 bits all to "0". ator turned off) and the CM0 e) and the CM15 bit is fixed he clock oscillation buffer is fi J clock. OUT pin goes "H". Furthermo pulled "H" to the same level	Page to "1" (write enable). dissipation mode, do not set this bit '0" (I/O port) or the microcomputer g Pas and Paz are directed for input, w dissipation mode or ring oscillator low ction as to whether the main clock sta : f CM2 register to "1" (ring oscillator se -oscillation detection function disable follow the procedure below. izes, whichever is longer. D5 bit = 1 (main clock turned off), the to "1" (drive capability High). turned off and clock input is accepted ore, because the internal feedback re as XOUT via the feedback resistor.	oes to vith no powe poppeo elect) d). CM06 d if the esisto
Note 2: The fc32 of (peripheral stop mode Note 3: The CM03 stop mode Note 4: To use a pull-ups. Note 5: This bit is dissipation or not. To (1) Set the (3) Set the (3) Set the (1) Set the (2) Wait u (3) Set the (1) Set the (2) Wait u (3) Set the (1) Set the (2) Wait u (3) Set the Note 6: To use the (1) Set the (2) Wait u (3) Set the bit is fixed Note 7: When the bit is fixed Note 8: During ex sub clock Note 9: When CM remains c Note 10: When enter mode, the	clock does al clock tur 3 bit is set e. sub clock provided t n mode is s stop the r e CM07 bi e CM07 bi e CM05 bi e CM05 bi e CM05 b until td(M-L) e CM11, C e CM21 bit d to "1" (di tternal cloc is not sele 105 bit is s connected, ering stop e CM06 bit	s not stop. Duri rned off when in t to "1" (high) w , set this bit to o stop the mair selected. This main clock, the t to "1" (sub clo ck stably oscilla it of CM2 regist it of CM2 regist it to "1" (stop). ock as the clocl it to "0" (oscilla elapses or the CM21 and CM0 = 0 (ring oscill vide-by-8 mod ck input, only the ceted as a CPL set to "1", the X the XIN pin is p mode from high is set to "1" (d	ng low speed or low power n wait mode). when the CM04 bit is set to ' "1". Also make sure ports F n clock when the low power of bit cannot be used for detect following setting is required bock select) or the CM21 bit of ating. ter to "0" (oscillation stop, re k source for the CPU clock, ate) main clock oscillation stabil 07 bits all to "0". ator turned off) and the CM0 e) and the CM15 bit is fixed he clock oscillation buffer is fixed he clock oscillation buffer is fixed he clock. OUT pin goes "H". Furthermo pulled "H" to the same level h- or middle-speed mode, ring ivide-by-8 mode).	Page to "1" (write enable). dissipation mode, do not set this bit '0" (I/O port) or the microcomputer g Page and Page are directed for input, w dissipation mode or ring oscillator low ction as to whether the main clock sta f CM2 register to "1" (ring oscillator set -oscillation detection function disable follow the procedure below. izes, whichever is longer. D5 bit = 1 (main clock turned off), the to "1" (drive capability High). turned off and clock input is accepted pre, because the internal feedback re	oes to vith no powe pppec elect) d). CM00 d).

Figure 1.8.2 CM0 Register

		000716	001000002	
	Bit symbol	Bit name	Function	RW
	CM10	All clock stop control bit (Notes 2, 3)	0 : Clock on 1 : All clocks off (stop mode)	RW
	CM11	System clock select bit 1 (Notes 3, 4)	0 : Main clock 1 : PLL clock (Note 5)	RW
	_ (b4-b2)	Reserved bit	Set to "0"	RW
	CM15	XIN-XOUT drive capacity select bit (Note 6)	0 : LOW 1 : HIGH	RW
L	CM16	Main clock division	0 0 : No division mode 0 1 : Division by 2 mode	RW
L	CM17	select bit 1 (Note 7)	1 0 : Division by 4 mode 1 1 : Division by 16 mode	RW
Note 2: If the CM10 bit is "1" The XCIN and XCOUT or the CM20 bit of C not set the CM10 bit Note 3: When the PM22 bit c	(stop mode), > pins are placed M2 register is s to "1". of PM2 register	l in the high-impedance state. set to "1" (oscillation stop, re	r to "1" (write enable) al feedback resistor is disconnected When the CM11 bit is set to "1" (PLI -oscillation detection function enab count source is ring oscillator clock);	L clock) led), d
to the CM10 bit has		CMO1 hit is "O"		
Note 4: Effective when CM0 Note 5: After setting the PLC the CM11 bit to "1" (7 bit in PLC0 r), wait until tsu(PLL) elapses before	esetting


turned off) in low-speed mode, the CM15 bit is set to "1" (drive capability high).

Note 7: Effective when the CM06 bit is "0" (CM16 and CM17 bits enabled).

Figure 1.8.3 CM1 Register

	05 b4 b3	<u>b2 b1</u>	b0	Symbol CM2	Address 000C16	After reset	
			1	-	1	0X00X0002 (Note 2)	1
				Bit symbol	Bit name	Function	RW
				CM20	Oscillation stop, re-oscillation detection enable bit (Notes 2, 3, 4)	 0 : Oscillation stop, re-oscillation detection function disabled 1 : Oscillation stop, re-oscillation detection function enabled 	RW
				CM21	System clock select bit 2 (Notes 2, 5, 6, 7, 8, 11)	0 : Main clock or PLL clock (Ring oscillator turned off) 1 : Ring oscillator clock (Ring oscillator oscillating)	RW
		 		CM22	Oscillation stop, re-oscillation detection flag (Note 9)	 0 : Main clock stop, re-oscillation not detected 1 : Main clock stop, re-oscillation detected 	RW
				CM23	X _{IN} monitor flag (Note 10)	0 : Main clock oscillating 1 : Main clock turned off	RC
				(b5-b4)	Reserved bit	Set to "0"	RW
				_ (b6)	Nothing is assigned. When When read, its content is in		-
					Operation select bit	0 : Oscillation stop detection reset	
					(behavior if oscillation stop, re-oscillation is detected) (Note 2) he PRC0 bit of PRCR registe		RW
Note 2: Note 3: Note 4: Note 5: Note 6: Note 6: Note 8: Note 8:	The CM20 Set the C back to "1 Set the CI When the (oscillation bit is set to If the CM2 Effective w Where the (oscillation clock), the under thes it is, there This bit is	0, CM M20 I " (ena M20 k c CM2 n stop o "1" 20 bit when e CM se con fore, set to	21 a bit to able of to 20 bi 20 bi (ring 20 b 21 b 21 b 21 b 21 b 21 b 21 b 21 b 21	r after setting t and CM27 bits o "0" (disable)). "0" (disable) b t is "1" (oscillat oscillation dete oscillator cloc " and the CM2 CM07 bit of CM it is "1" (oscilla -oscillation det it remains unc ins, oscillation set th when the main	re-oscillation is detected) (Note 2) he PRC0 bit of PRCR registed do not change at oscillation se before entering stop mode. effore setting the CM05 bit of ion stop, re-oscillation detect ection interrupt), and the CPU k) if the main clock stop is de 3 bit is "1" (main clock turned A0 register is "0". tion stop, re-oscillation detect ection interrupt), and the CM hanged even when main clock top, re-oscillation detection int e CM21 bit to "1" (ring oscillation clock is detected to have stop	detection interrupt er to "1" (write enable). stop detection reset. After exiting stop mode, set the CM CM0 register tion function enabled), the CM27 bit J clock source is the main clock, the	t is "1 CM2 t is "1 is PL t is "(ection e. tecte

Figure 1.8.4 CM2 Register









Figure 1.8.6 CCLKR Register



• The ring oscillator starts oscillating, and the ring oscillator clock becomes the watchdog timer count source.

• The CM10 bit of CM1 register is disabled against write. (Writing a "1" has no effect, nor is stop mode entered.)

• The watchdog timer does not stop when in wait mode or hold state.

Figure 1.8.7 PM2 Register

b7 b6 b5 b4 b3 b2 b1 b0 0 0 1 1 1 1 1 1	Symbo PLC0	Address 001C16	After reset 0001X0102	
	Bit symbol	Bit name	Function	RW
	PLC00		b2 b1 b0 0 0 0 : Must not be set 0 0 1 : Multiply by 2	RW
	PLC01	PLL multiplying factor select bit (Note 2)	0 1 0 : Multiply by 4 0 1 1 : Multiply by 6 1 0 0 : Multiply by 8	RW
	PLC02		1 0 1 : 1 1 0 : 1 1 1 :	RW
	_ (b3)	Nothing is assigned. Whe When read, its content is i		-
	_ (b4)	Reserved bit	Set to "1"	RW
	_ (b6-b5)	Reserved bit	Set to "0"	RW
	PLC07	Operation enable bit (Note 3)	0 : PLL Off 1 : PLL On	RW

Note 3: Before setting this bit to "1", set the CM07 bit to "0" (main clock), set the CM17 to CM16 bits to "002" (main clock undivided mode), and set the CM06 bit to "0" (CM16 and CM17 bits enable).

Figure 1.8.8 PLC0 Register

The following describes the clocks generated by the clock generation circuit.

(1) Main Clock

This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the X_{IN} and X_{OUT} pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the X_{IN} pin. Figure 1.8.9 shows the examples of main clock connection circuit.

After reset, the main clock divided by 8 is selected for the CPU clock.

The power consumption in the chip can be reduced by setting the CM05 bit of CM0 register to "1" (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to a sub clock or ring oscillator clock. In this case, X_{OUT} goes "H". Furthermore, because the internal feedback resistor remains on, X_{IN} is pulled "H" to X_{OUT} via the feedback resistor. Note, that if an externally generated clock is fed into the X_{IN} pin, the main clock cannot be turned off by setting the CM05 bit to "1" unless the sub clock is selected as a CPU clock. If necessary, use an external circuit to turn off the clock.

During stop mode, all clocks including the main clock are turned off. Refer to "power control".




Figure 1.8.9 Examples of Main Clock Connection Circuit

(2) Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources. In addition, an fc clock with the same frequency as that of the sub clock can be output from the CLK_{OUT} pin.

The sub clock oscillator circuit is configured by connecting a crystal resonator between the X_{CIN} and X_{COUT} pins. The sub clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillator circuit may also be configured by feeding an externally generated clock to the X_{CIN} pin. Figure 1.8.10 shows the examples of sub clock connection circuit.

After reset, the sub clock is turned off. At this time, the feedback resistor is disconnected from the oscillator circuit.

To use the sub clock for the CPU clock, set the CM07 bit of CM0 register to "1 " (sub clock) after the sub clock becomes oscillating stably.

During stop mode, all clocks including the sub clock are turned off. Refer to "power control".




Figure 1.8.10 Examples of Sub Clock Connection Circuit

(3) Ring Oscillator Clock

This clock, approximately 1 MHz, is supplied by a ring oscillator. This clock is used as the clock source for the CPU and peripheral function clocks. In addition, if the PM22 bit of PM2 register is "1" (ring oscillator clock for the watchdog timer count source), this clock is used as the count source for the watchdog timer (refer to "Watchdog Timer • Count source protective mode").

After reset, the ring oscillator is turned off. It is turned on by setting the CM21 bit of CM2 register to "1" (ring oscillator clock), and is used as the clock source for the CPU and peripheral function clocks, in place of the main clock. If the main clock stops oscillating when the CM20 bit of CM2 register is "1" (oscillation stop, re-oscillation detection function enabled) and the CM27 bit is "1" (oscillation stop, re-oscillation detection interrupt), the ring oscillator automatically starts operating, supplying the necessary clock for the microcomputer.

(4) PLL Clock

The PLL clock is generated by a PLL frequency synthesizer. This clock is used as the clock source for the CPU and peripheral function clocks. After reset, the PLL clock is turned off. The PLL frequency synthesizer is activated by setting the PLC07 bit to "1" (PLL operation). When the PLL clock is used as the clock source for the CPU clock, wait a fixed period of t_{su} (PLL) for the PLL clock to be stable, and then set the CM11 bit in the CM1 register to "1".

Before entering wait mode or stop mode, be sure to set the CM11 bit to "0" (CPU clock source is the main clock). Furthermore, before entering stop mode, be sure to set the PLC07 bit in the PLC0 register to "0" (PLL stops). Figure 1.8.11 shows the procedure for using the PLL clock as the clock source for the CPU. The PLL clock frequency is determined by the equation below.

Figure 1.8.11 shows the procedure for using the PLL clock as the clock source for the CPU.

The PLL clock frequency is determined by the equation below.

PLL clock frequency = $f(X_{IN}) \times (multiplying factor set by the PLC02 to PLC00 bits of the PLC0 register)$ (However, PLL clock frequency = 20 MHz)

The PLC02 to PLC00 bits can be set only once after reset. Table 1.8.2 shows the example for setting PLL clock frequencies.

				Jetting I	LL CIUCK I	requencies
(X _{IN} MHz)	PLC02	PLC01	PLC00		PLL clock (MHz) (Note)
Γ	10	0	0	1	2	20
	5	0	1	0	4	20

Table 1.8.2 Example for Setting PLL Clock Frequencies

Note: PLL clock frequency = 20 MHz

M16C/6N4 Group




Figure 1.8.11 Procedure to Use PLL Clock as CPU Clock Source

CPU Clock and Peripheral Function Clock

There are existing two type clocks: The CPU clock to operate the CPU and the peripheral function clocks to operate the peripheral functions.

(1) CPU Clock and BCLK

These are operating clocks for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock, sub clock, ring oscillator clock or the PLL clock.

If the main clock or ring oscillator clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit of CM0 register and the CM17 to CM16 bits of CM1 register to select the divide-by-n value.

When the PLL clock is selected as the clock source for the CPU clock, the CM06 bit should be set to "0" and the CM17 to CM16 bits to "00₂" (undivided).

After reset, the main clock divided by 8 provides the CPU clock.

During memory expansion or microprocessor mode, a BCLK signal with the same frequency as the CPU clock can be output from the BCLK pin by setting the PM07 bit of PM0 register to "0" (output enabled).

Note that when entering stop mode from high- or middle-speed mode, ring oscillator mode or ring oscillator low power dissipation mode, or when the CM05 bit of CM0 register is set to "1" (main clock turned off) in low-speed mode, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode).

(2) Peripheral Function Clock (f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fCAN0, fCAN1, fC32)

These are operating clocks for the peripheral functions.

Two of these, f_i (i = 1, 2, 8, 32) and f_{ISIO} are derived from the main clock, PLL clock or ring oscillator clock by dividing them by i. The clock f_i is used for timers A and B, and f_{ISIO} is used for serial I/O. The f_8 and f_{32} clocks can be output from the CLK_{OUT} pin.

The f_{AD} clock is produced from the main clock, PLL clock or ring oscillator clock, and is used for the A-D converter.

The f_{CANi} (i = 0, 1) clock is derived from the main clock, PLL clock or ring oscillator clock by dividing them by 1 (undivided), 2, 4, 8 or 16, and is used for the CAN module.

When the WAIT instruction is executed after setting the CM02 bit of CM0 register to "1" (peripheral function clock turned off during wait mode), or when the microcomputer is in low power dissipation mode, the f_i, f_{isio}, f_{AD}, f_{CAN0} and f_{CAN1} clocks are turned off (Note).

The f_{C32} clock is derived from the sub clock, and is used for timers A and B. This clock can be used when the sub clock is activated.

Note: fcano and fcan1 clocks stop at "H" in CANO, 1 sleep mode.

Clock Output Function

During single-chip mode, the f_8 , f_{32} or f_c clock can be output from the CLK_{OUT} pin. Use the CM01 to CM00 bits of CM0 register to select.

Power Control

There are three power control modes. For convenience' sake, all modes other than wait and stop modes are referred to as normal operation mode here.

(1) Normal Operation Mode

Normal operation mode is further classified into seven sub modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, sub clock or PLL clock, allow a sufficient wait time in a program until it becomes oscillating stably.

Note that operation modes cannot be changed directly from low speed or low power dissipation mode to ring oscillator or ring oscillator low power dissipation mode. Nor can operation modes be changed directly from ring oscillator or ring oscillator low power dissipation mode to low speed or low power dissipation mode. Where the CPU clock source is changed from the ring oscillator to the main clock, change the operation mode to the medium-speed mode (divide-by-8 mode) after the clock was divided by 8 (the CM06 bit of CM0 register was set to "1") in the ring oscillator mode.

High-speed Mode

The main clock divided by 1 provides the CPU clock. If the sub clock is activated, f_{C32} can be used as the count source for timers A and B.

PLL Operation Mode

The main clock multiplied by 2, 4, 6 or 8 provides the PLL clock, and this PLL clock serves as the CPU clock. If the sub clock is activated, fc32 can be used as the count source for timers A and B. PLL operation mode can be entered from high speed mode. If PLL operation mode is to be changed to wait or stop mode, first go to high speed mode before changing.

Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the sub clock is activated, f_{C32} can be used as the count source for timers A and B.

Low-speed Mode

The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock when the CM21 bit is set to "0" (ring oscillator turned off), and the ring oscillator clock is used when the CM21 bit is set to "1" (ring oscillator oscillating).

The $f_{\mbox{\scriptsize C32}}$ clock can be used as the count source for timers A and B.

Low Power Dissipation Mode

In this mode, the main clock is turned off after being placed in low speed mode. The sub clock provides the CPU clock. The f_{C32} clock can be used as the count source for timers A and B.

Simultaneously when this mode is selected, the CM06 bit of CM0 register becomes "1" (divide-by-8 mode). In the low power dissipation mode, do not change the CM06 bit. Consequently, the medium speed (divide-by-8) mode is to be selected when the main clock is operated next.

Ring Oscillator Mode

Under development

M16C/6N4 Group

The ring oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The ring oscillator clock is also the clock source for the peripheral function clocks. If the sub clock is activated, fc32 can be used as the count source for timers A and B.

Ring Oscillator Low Power Dissipation Mode

The main clock is turned off after being placed in ring oscillator mode. The CPU clock can be selected like in the ring oscillator mode. The ring oscillator clock is the clock source for the peripheral function clocks. If the sub clock is activated, fc32 can be used as the count source for timers A and B. When the operation mode is returned to the high- and medium-speed modes, set the CM06 bit to "1" (divide-by-8 mode).

Table 1.8.3 lists the setting clock related bit and modes

Ma	doo	CM2 register	CM1 r	egister	CM0 register				
Modes		CM21	CM11	CM17, CM16	CM07	CM06	CM05	CM04	
PLL operation	ation mode	0	1	002	0	0	0	-	
High-spe	ed mode	0	0	002	0	0	0	-	
Medium-	divided by 2	0	0	012	0	0	0	-	
speed	divided by 4	0	0	102	0	0	0	-	
mode	divided by 8	0	0	-	0	1	0	-	
	divided by 16	0	0	112	0	0	0	-	
Low-spe	ed mode	-	-	-	1	-	0	1	
Low pow	er	-	-	-	1	1	1	1	
dissipatio	on mode					(Note 1)	(Note 1)		
Ring	divided by 1	1	-	002	0	0	0	-	
oscillator	divided by 2	1	-	012	0	0	0	-	
mode	divided by 4	1	-	102	0	0	0	-	
	divided by 8	1	-	-	0	1	0	-	
	divided by 16	1	-	112	0	0	0	-	
Ring oscillator low power dissipation mode		1	-	(Note 2)	0	(Note 2)	1	-	

Table 1.8.3 Setting Clock Related Bit and Modes

Note 1: When the CM05 bit is set to "1" (main clock turned off) in low-speed mode, the mode goes to low power dissipation mode and CM06 bit is set to "1" (divide-by-8 mode) simultaneously.

Note 2: The divide-by-n value can be selected the same way as in ring oscillator mode.

(2) Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU (because operated by the CPU clock) and the watchdog timer. However, if the PM22 bit of PM2 register is "1" (ring oscillator clock for the watchdog timer count source), the watchdog timer remains active. Because the main clock, sub clock, ring oscillator clock and PLL clock all are on, the peripheral functions using these clocks keep operating.

Peripheral Function Clock Stop Function

If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the f₁, f₂, f₈, f₃₂, f_{1SIO}, f_{8SIO}, f_{32SIO}, f_{AD}, f_{CAN0} and f_{CAN1} clocks are turned off when in wait mode, with the power consumption reduced that much. However, f_{C32} remains on.

Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

When the CM11 bit = 1 (CPU clock source is the PLL clock), be sure to set the CM11 bit to "0" (CPU clock source is the main clock) before going to wait mode. The power consumption of the chip can be reduced by setting the PLC07 bit to "0" (PLL stops).

Pin Status During Wait Mode

Table 1.8.4 lists the pin status during wait mode.

	.+ Thi Status Dui			
Pin		Memory expansion mode Microprocessor mode	Single-chip mode	
Ao to A19,	, Do to D15,	Retains status before wait mode	-	
$\overline{CS_0}$ to \overline{C}	S₃, BHE			
RD, WR, WRL, WRH		"H"	-	
HLDA, B	CLK	"H"	-	
ALE		"H"	-	
I/O ports		Retains status before wait mode	Retains status before wait mode	
CLKOUT	When fc selected	-	Does not stop	
	When f ₈ , f ₃₂	-	•CM02 bit = 0: Does not stop	
	selected		•CM02 bit = 1: Retains status before	
			wait mode	

Table 1.8.4 Pin Status During Wait Mode

Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset, $\overline{\text{NMI}}$ interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of exit wait mode by a hardware reset or $\overline{\text{NMI}}$ interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "000₂" (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If the CM02 bit is "0" (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait mode. If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

Table 1.8.5 lists the interrupts to exit wait mode.

Interrupt	CM02 = 0	CM02 = 1
NMI interrupt	Can be used	Can be used
Serial I/O interrupt	Can be used when operating with	Can be used when operating with
	internal or external clock	external clock
Key input interrupt	Can be used	Can be used
A-D conversion interrupt	Can be used in one-shot mode or	- (Do not use)
	single sweep mode	
Timer A interrupt	Can be used in all modes	Can be used in event counter mode
Timer B interrupt		or when the count source is $f_{\mbox{\tiny C32}}$
INT interrupt	Can be used	Can be used
CAN0/1 Wake-up interrupt	Can be used	Can be used

Table 1.8.5 Interrupts to Exit Wait Mode

If the microcomputer is to be moved out of wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

- In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit wait mode.
 Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVL0 bits to "000₂" (interrupt disable).
- 2. Set the I flag to "1".
- Enable the peripheral function whose interrupt is to be used to exit wait mode.
 In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt routine is executed.

The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.

(3) Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to V_{CC} is V_{RAM} or more, the internal RAM is retained.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- NMI interrupt
- Key interrupt
- INT interrupt
- Timer A, Timer B interrupt (when counting external pulses in event counter mode)
- Serial I/O interrupt (when external clock is selected)
- CAN0/1 Wake-up interrupt

Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit of CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit of CM1 register is set to "1" (main clock oscillator circuit drive capability high).

Before entering stop mode, set the CM20 bit to "0" (oscillation stop, re-oscillation detection function disabled).

Also, if the CM11 bit is "1" (PLL clock for the CPU clock source), set the CM11 bit to "0" (main clock for the CPU clock source) and the PLC07 bit to "0" (PLL turned off) before entering stop mode.

Pin Status During Stop Mode

Table 1.8.6 lists the pin status during stop mode.

Pin		Memory expansion mode Microprocessor mode	Single-chip mode
Ao to A19	, Do to D15,	Retains status before stop mode	-
CS ₀ to C	S₃, BHE		
RD, WR,	WRL, WRH	"H"	-
HLDA, B	CLK	"H"	-
ALE		"H"	-
I/O ports		Retains status before stop mode	Retains status before stop mode
CLKOUT	When fc selected	-	"H"
	When f ₈ , f ₃₂	-	Retains status before stop mode
	selected		

Table 1.8.6 Pin Status During Stop Mode

• Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset, $\overline{\text{NMI}}$ interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of stop mode by a hardware reset or $\overline{\text{NMI}}$ interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "000₂" (interrupts disable) before setting the CM10 bit to "1".

If the microcomputer is to be moved out of stop mode by a peripheral function interrupt, set up the following before setting the CM10 bit to "1".

1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.

Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to "000₂".

- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit stop mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt service routine is executed.

Which CPU clock will be used after exiting stop mode by a peripheral function or $\overline{\text{NMI}}$ interrupt is determined by the CPU clock that was on when the microcomputer was placed into stop mode as follows:

- If the CPU clock before entering stop mode was derived from the sub clock: sub clock
- If the CPU clock before entering stop mode was derived from the main clock: main clock divide-by-8
- If the CPU clock before entering stop mode was derived from the ring oscillator clock: ring oscillator clock divide-by-8

Figure 1.8.12 shows the state transition from normal operation mode to stop mode and wait mode. Figure 1.8.13 shows the state transition in normal operation mode.

Table 1.8.7 shows a state transition matrix describing allowed transition and setting. The vertical line shows current state and horizontal line show state after transition.




Figure 1.8.12 State Transition to Stop Mode and Wait Mode

M16C/6N4 Group




Figure 1.8.13 State Transition in Normal Operation Mode

Table 1.8.7 Allowed Transition and Setting

				ç	State afte	r transitior	1		
		High-speed mode, middle-speed mode	Low-speed mode (Note 2)	Low power dissipation mode	l mode	Ring oscillator mode	Ring oscillator low power dissipation mode	Stop mode	Wait mode
	High-speed mode, Middle-speed mode	(Note 8)	(9) (Note 7)	-	(13) (Note 3)	(15)	-	(16) (Note 1)	(17)
	Low-speed mode (Note 2)	(8)		(11) (Notes 1, 6)	-	-	-	(16) (Note 1)	(17)
	Low power dissipation mode	-	(10)		-	-	-	(16) (Note 1)	(17)
t state	PLL operation mode (Note 2)	(12) (Note 3)	-	-		-	-	-	-
Current state	Ring oscillator mode	(14) (Note 4)	-	-	-	(Note 8)	(11) (Note 1)	(16) (Note 1)	(17)
	Ring oscillator low power dissipation mode	-	-	-	-	(10)	(Note 8)	(16) (Note 1)	(17)
	Stop mode	(18) (Note 5)	(18)	(18)	_	(18) (Note 5)	(18) (Note 5)		-
	Wait mode	(18)	(18)	(18)	-	(18)	(18)	-	

-: Cannot transit

Note 1: Avoid making a transition when the CM20 bit = 1 (oscillation stop, re-oscillation detection function enabled). Set the CM20 bit to "0" (oscillation stop, re-oscillation detection function disabled) before transiting.

Note 2: Ring oscillator clock oscillates and stops in low-speed mode. In this mode, the ring oscillator can be used as peripheral function clock. Sub clock oscillates and stops in PLL operation mode. In this mode, sub clock can be used as peripheral function clock.

Note 3: PLL operation mode can only be entered from and changed to high-speed mode.

- Note 4: Set the CM06 bit to "1" (division by 8 mode) before transiting from ring oscillator mode to high- or middle-speed mode.
- Note 5: When exiting stop mode, the CM06 bit is set to "1" (division by 8 mode).
- Note 6: If the CM05 bit is set to "1" (main clock stop), then the CM06 bit is set to "1" (division by 8 mode).
- Note 7: A transition can be made only when sub clock is oscillating.
- Note 8: State transitions within the same mode (divide-by-n values changed or sub clock oscillation turned on or off) are shown in the table below.

		Sub clock oscillating					Sub clock turned off				
		No division	Divided by 2	Divided by 4	Divided by 8	Divided by 16	No division	Divided by 2	Divided by 4		Divided by 16
ting	No division	$\overline{\ }$	(4)	(5)	(7)	(6)	(1)	-	-	-	-
Sub clock oscillating	Divided by 2	(3)	\backslash	(5)	(7)	(6)	-	(1)	-	-	-
ck os	Divided by 4	(3)	(4)	\backslash	(7)	(6)	-	-	(1)	-	-
o clo	Divided by 8	(3)	(4)	(5)		(6)	-	-	-	(1)	-
Sut	Divided by 16	(3)	(4)	(5)	(7)		-	-	-	-	(1)
off	No division	(2)	-	-	-	-		(4)	(5)	(7)	(6)
rned	Divided by 2	-	(2)	-	-	-	(3)	\searrow	(5)	(7)	(6)
sk tu	Divided by 4	-	-	(2)	-	-	(3)	(4)	$\overline{}$	(7)	(6)
Sub clock turned	Divided by 8	-	-	-	(2)	-	(3)	(4)	(5)	\searrow	(6)
Sut	Divided by 16	-	-	—	-	(2)	(3)	(4)	(5)	(7)	\geq

Note 9: ():setting method. Refer to right table.

_							
	Setting	Operation					
(1)	CM04=0	Sub clock turned off					
(2)	CM04=1	Sub clock oscillating					
(3)	CM06=0	CPU clock no division					
	CM17=0	mode					
	CM16=0						
(4)	CM06=0	CPU clock division by 2					
	CM17=0	mode					
	CM16=1						
(5)	CM06=0	CPU clock division by 4					
	CM17=1	mode					
	CM16=0						
(6)	CM06=0	CPU clock division by 16					
	CM17=1	mode					
	CM16=1						
(7)	CM06=1	CPU clock division by 8 mode					
(8)	CM07=0	Main clock, PLL clock					
		or ring oscillator clock					
		selected					
	CM07=1	Sub clock selected					
1 /	CM05=0	Main clock oscillating					
\ /	CM05=1	Main clock turned off					
(12)	PLC07=0	Main clock selected					
	CM11=0						
(13)		PLL clock selected					
	CM11=1						
(14)	CM21=0	Main clock or					
	01404	PLL clock selected					
	CM21=1	Ring oscillator clock selected					
	CM10=1	Transition to stop mode					
(17)	WAIT	Transition to wait mode					
(10)	instruction						
(18)	Hardware	Exit stop mode or wait mode					
	interrupt						
	CM04, CM05, CM06, CM07:CM0 register's bits CM10, CM11, CM16, CM17:CM1 register's bits						
-	20, CM21	:CM2 register's bits					
PLC	:PLC0 register's bit						

Oscillation Stop and Re-oscillation Detection Function

The oscillation stop and re-oscillation detection function is such that main clock oscillation circuit stop and re-oscillation are detected. At oscillation stop, re-oscillation detection, reset or oscillation stop, re-oscillation detection interrupt are generated. Which one is to be generated can be selected using the CM27 bit of CM2 register.

The oscillation stop and re-oscillation detection function can be enabled or disabled using the CM20 bit of CM2 register.

Table 1.8.8 lists a specification overview of the oscillation stop and re-oscillation detection function.

Table 1.8.8 Specification Overview of Oscillation Stop and Re-oscillation Detection Function

Item	Specification	
Oscillation stop detectable clock and	$f(X_{IN}) \ge 2 MHz$	
frequency bandwidth		
Enabling condition for oscillation stop	Set CM20 bit to "1" (enable)	
and re-oscillation detection function		
Operation at oscillation stop,	•Reset occurs (when CM27 bit = 0)	
re-oscillation detection	•Oscillation stop, re-oscillation detection interrupt occurs (when the CM27 bit =1)	

(1) Operation When CM27 Bit = 0 (Oscillation Stop Detection Reset)

Where main clock stop is detected when the CM20 bit is "1" (oscillation stop, re-oscillation detection function enabled), the microcomputer is initialized, coming to a halt (oscillation stop reset; refer to "SFR", "Reset").

This status is reset with hardware reset. Also, even when re-oscillation is detected, the microcomputer can be initialized and stopped; it is, however, necessary to avoid such usage. (During main clock stop, do not set the CM20 bit to "1" and the CM27 bit to "0".)

(2) Operation When CM27 Bit = 1 (Oscillation Stop, Re-oscillation Detection Interrupt)

Where the main clock corresponds to the CPU clock source and the CM20 bit is "1" (oscillation stop, reoscillation detection function enabled), the system is placed in the following state if the main clock comes to a halt:

- Oscillation stop, re-oscillation detection interrupt request occurs.
- The ring oscillator starts oscillation, and the ring oscillator clock becomes the clock source for CPU clock and peripheral functions in place of the main clock.
- CM21 bit = 1 (ring oscillator clock is the clock source for CPU clock)
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)

Where the PLL clock corresponds to the CPU clock source and the CM20 bit is "1", the system is placed in the following state if the main clock comes to a halt: Since the CM21 bit remains unchanged, set it to "1" (ring oscillator clock) inside the interrupt routine.

- Oscillation stop, re-oscillation detection interrupt request occurs.
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)
- CM21 bit remains unchanged

Where the CM20 bit is "1", the system is placed in the following state if the main clock re-oscillates from the stop condition:

- Oscillation stop, re-oscillation detection interrupt request occurs.
- CM22 bit = 1 (main clock re-oscillation detected)
- CM23 bit = 0 (main clock oscillation)
- CM21 bit remains unchanged

How to Use Oscillation Stop and Re-oscillation Detection Function

- The oscillation stop, re-oscillation detection interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop, re-oscillation detection and watchdog timer interrupts both are used, read the CM22 bit in an interrupt routine to determine which interrupt source is requesting the interrupt.
- Where the main clock re-oscillated after oscillation stop, the clock source for CPU clock and peripheral function must be switched to the main clock in the program. Figure 1.8.14 shows the procedure to switch the clock source from the ring oscillator to the main clock.
- Simultaneously with oscillation stop, re-oscillation detection interrupt request occurrence, the CM22 bit becomes "1". When the CM22 bit is set at "1", oscillation stop, re-oscillation detection interrupt are disabled. By setting the CM22 bit to "0" in the program, oscillation stop, re-oscillation detection interrupt are enabled.
- If the main clock stops during low speed mode where the CM20 bit is "1", an oscillation stop, re-oscillation
 detection interrupt request is generated. At the same time, the ring oscillator starts oscillating. In this
 case, although the CPU clock is derived from the sub clock as it was before the interrupt occurred, the
 peripheral function clocks now are derived from the ring oscillator clock.
- To enter wait mode while using the oscillation stop and re-oscillation detection function, set the CM02 bit to "0" (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop and re-oscillation detection function is provided in preparation for main clock stop due to external factors, set the CM20 bit to "0" (Oscillation stop, re-oscillation detection function disabled) where the main clock is stopped or oscillated in the program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the CM20 bit to "0".




Figure 1.8.14 Procedure to Switch Clock Source from Ring Oscillator to Main Clock

Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 1.9.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by the PRC0 bit: CM0, CM1, CM2, PLC0, PCLKR and CCLKR registers
- Registers protected by the PRC1 bit: PM0, PM1, PM2, TB2SC, INVC0 and INVC1 registers
- · Registers protected by the PRC2 bit: PD7, PD9 and S3C registers

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be set to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction. The PRC0 and PRC1 bits are not automatically set to "0" by writing to any address. They can only be set to "0" in a program.


b7 b6 b5 b4 b3	b2 b1 b0	Symbol PRCR	Address 000A16	After reset XX0000002	
		Bit symbol	Bit name	Function	RW
		PRC0	Protect bit 0	Enable write to CM0, CM1, CM2, PLC0, PCLKR, CCLKR registers 0 : Write protected 1 : Write enabled	RW
		PRC1	Protect bit 1	Enable write to PM0, PM1, PM2, TB2SC, INVC0, INVC1 registers 0 : Write protected 1 : Write enabled	RW
		PRC2	Protect bit 2	Enable write to PD7, PD9, S3C registers 0 : Write protected 1 : Write enabled (Note)	RW
		_ (b5-b3)	Reserved bit	Set to "0"	RW
		_ (b7-b6)	Nothing is assigned. Whe When read, its content is		-

Figure 1.9.1 PRCR Register

Interrupts

Type of Interrupts

Figure 1.10.1 shows the types of interrupts.



Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>can be changed</u> by priority level.
 Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.

Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 1 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is set to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.

Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

(1) Special Interrupts

Special interrupts are non-maskable interrupts.

NMI Interrupt

An NMI interrupt is generated when input on the NMI pin changes state from high to low. For details, refer to "NMI Interrupt".

DBC Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to "Watchdog Timer".

Oscillation Stop and Re-oscillation Detection Interrupt

Generated by the oscillation stop and re-oscillation detection function. For details about the oscillation stop and re-oscillation detection function, refer to "Clock Generation Circuit".

Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 to RMAD3 registers that corresponds to one of the AIER register's AIER0 or AIER1 bit or the AIER2 register's AIER20 or AIER21 bit which is "1" (address match interrupt enabled). For details, refer to "Address Match Interrupt".

(2) Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt sources for peripheral function interrupts are listed in "Table 1.10.2 Relocatable Vector Tables".

For details about the peripheral functions, refer to the description of each peripheral function in this manual.

Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 1.10.2 shows the interrupt vector.

	MSB	LSB
Vector address (L)	Low a	ddress
	Medium	address
	0000	High address
Vector address (H)	0000	0000

Figure 1.10.2 Interrupt Vector

Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDC₁₆ to FFFFF₁₆. Table 1.10.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to "Functions to Prevent Flash Memory from Rewriting".

Interrupt source	Vector table addresses Address (L) to address (H)	Remarks	Reference
Undefined instruction	FFFDC ₁₆ to FFFDF ₁₆	Interrupt on UND instruction	M16C/60, M16C/20
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction	series software manual
BRK instruction	FFFE416 to FFFE716	If the contents of address FFFE716	
		is FF16, program execution starts	
		from the address shown by the	
		vector in the relocatable vector table.	
Address match	FFFE816 to FFFEB16		Address match interrupt
Single step (Note)	FFFEC16 to FFFEF16		
Oscillation stop and	FFFF016 to FFFF316		Clock generation circuit
re-oscillation detection,			
Watchdog timer			Watchdog timer
DBC (Note)	FFFF4 ₁₆ to FFFF7 ₁₆		
NMI	FFFF8 ₁₆ to FFFFB ₁₆		NMI interrupt
Reset	FFFFC ₁₆ to FFFFF ₁₆		Reset

Table 1.10.1 Fixed Vector Tables

Note: Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a relocatable vector table area. Table 1.10.2 lists the relocatable vector tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.

	ables		
Interrupt source	Vector address (Note 1) Address (L) to address (H)	Software interrupt number	Reference
BRK instruction (Note 2)	+0 to +3(000016 to 000316)	0	M16C/60, M16C/20 series
			software manual
CAN0/1 wake-up	+4 to +7 (000416 to 000716)	1	CAN module
CAN0 successful reception	+8 to +11 (000816 to 000B16)	2	
CAN0 successful transmission	+12 to +15 (000C ₁₆ to 000F ₁₆)	3	
INT3	+16 to +19 (001016 to 001316)	4	INT interrupt
Timer B5	+20 to +23 (001416 to 001716)	5	Timer
Timer B4, UART1 bus collision detection (Note 3. 9)	+24 to +27 (0018 ₁₆ to 001B ₁₆)	6	Timer, Serial I/O
Timer B3, UART0 bus collision detection (Note 4, 9)	+28 to +31 (001C ₁₆ to 001F ₁₆)	7	
CAN1 successful reception, INT5 (Note 5)	+32 to +35 (002016 to 002316)	8	CAN module, INT interrupt
SIO3, CAN1 successful transmission, INT4 (Note 6)	+36 to +39 (002416 to 002716)	9	Serial I/O, CAN module, INT interrup
UART2 bus collision detection (Note 9)	+40 to +43 (0028 ₁₆ to 002B ₁₆)	10	Serial I/O
DMA0	+44 to +47 (002C ₁₆ to 002F ₁₆)	11	DMAC
DMA1	+48 to +51 (003016 to 003316)	12	
CAN0/1 error	+52 to +55 (003416 to 003716)	13	CAN module
		I	

Table 1.10.2 Relocatable Vector Tables

		•	of a timodalo, a ti intorrapt
SIO3, CAN1 successful transmission, INT4 (Note 6)	+36 to +39 (002416 to 002716)	9	Serial I/O, CAN module, INT interrupt
UART2 bus collision detection (Note 9)	+40 to +43 (002816 to 002B16)	10	Serial I/O
DMA0	+44 to +47 (002C ₁₆ to 002F ₁₆)	11	DMAC
DMA1	+48 to +51 (003016 to 003316)	12	
CAN0/1 error	+52 to +55 (003416 to 003716)	13	CAN module
A-D, Key input (Note 7)	+56 to +59 (003816 to 003B16)	14	A-D convertor, Key input interrupt
UART2 transmission, NACK2 (Note 8)	+60 to +63 (003C ₁₆ to 003F ₁₆)	15	Serial I/O
UART2 reception, ACK2 (Note 8)	+64 to +67 (004016 to 004316)	16	
UART0 transmission, NACK0 (Note 8)	+68 to +71 (004416 to 004716)	17	
UART0 reception, ACK0 (Note 8)	+72 to +75 (004816 to 004B16)	18	
UART1 transmission, NACK1 (Note 8)	+76 to +79 (004C ₁₆ to 004F ₁₆)	19	
UART1 reception, ACK1 (Note 8)	+80 to +83 (005016 to 005316)	20	
Timer A0	+84 to +87 (005416 to 005716)	21	Timer
Timer A1	+88 to +91 (005816 to 005B16)	22	
Timer A2	+92 to +95 (005C ₁₆ to 005F ₁₆)	23	
Timer A3	+96 to +99 (006016 to 006316)	24	
Timer A4	+100to +103 (006416 to 006716)	25	
Timer B0	+104to +107 (006816 to 006B16)	26	
Timer B1	+108to +111 (006C16 to 006F16)	27	
Timer B2	+112to +115 (007016 to 007316)	28	
INTO	+116to +119 (007416 to 007716)	29	INT interrupt
INT1	+120to +123 (007816 to 007B16)	30	
INT2	+124to +127 (007C ₁₆ to 007F ₁₆)	31	
Software interrupt (Note 2)	+128to +131 (008016 to 008316)	32	M16C/60, M16C/20 series
	•	•	software manual
	+252to +255 (00FC16 to 00FF16)	63	

Note 1: Address relative to address in INTB.

Note 2: These interrupts cannot be disabled using the I flag.

Note 3: Use the IFSR0 register's IFSR07 bit to select.

Note 4: Use the IFSR0 register's IFSR06 bit to select.

Note 5: Use the IFSR1 register's IFSR17 bit to select.

Note 6: Use the IFSR1 register's IFSR16 bit to select.

Furthermore, use the IFSR0 register's IFSR00 bit to select, when selecting SI/O3 or CAN1 successful transmission.

Note 7: Use the IFSR0 register's IFSR01 bit to select.

Note 8: During I²C mode, NACK and ACK interrupts comprise the interrupt source.

Note 9: Bus collision detection: During IE mode, this bus collision detection constitutes the cause of an interrupt. During I²C mode, a start condition or a stop condition detection constitutes the cause of


an interrupt.

Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to non-maskable interrupts.

Use the FLG register's I flag, IPL, and each interrupt control register's ILVL2 to ILVL0 bits to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figures 1.10.3 and 1.10.4 show the interrupt control registers.



Note 4: This bit can only be reset by writing "0" (Do not write "1").




	Sy	/mbol	A	ddress	After reset	
b7 b6 b5 b4 b3 b2 b1 b0	C1REC C1TRM	(Note 2) IC/INT5IC IC/S3IC/INT4IC to INT2IC	00441 00481 00491 005D	6	XX00X0002 XX00X0002 XX00X0002 XX00X0002	
	Bit symbol	Bit name		Functi	on	RW
	ILVL0			^{b2 b1 b0} 0 0 0 : Level 0 (inte 0 0 1 : Level 1	errupt disabled)	RW
	ILVL1	Interrupt priority level select bit	100: Level 4		RW	
	ILVL2			1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7		RW
	IR	Interrupt request bit		0 : Interrupt not red 1 : Interrupt reques	quested sted	RW (Note 3
	POL	Polarity select bit		0 : Selects falling ed 1 : Selects rising ed		RW
	_ (b5)	Reserved bit		Set to "0"		RW
(b7-b6)		Nothing is assigned. When write, set to "0". When read, their contents are indeterminate.			-	

Note 2: When the BYTE pin is low and the processor mode is memory expansion or microprocessor mode, set the ILVL2 to ILVL0 bits in the INT5IC to INT3IC registers to "0002" (interrupt disabled).

Note 3: This bit can only be reset by writing "0" (Do not write "1").

Note 4: If the IFSR1 register's IFSR1i bit (i = 0 to 5) is "1" (both edges), set the INTIIC register's POL bit to "0" (falling edge).

Note 5: Set the S3IC register's POL bit to "0" (falling edge) when the IFSR0 register's IFSR00 bit = 1 and the IFSR1 register's IFSR16 bit = 0 (SI/O3 selected).



I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (enabled) enables the maskable interrupt. Setting the I flag to "0" (disabled) disables all maskable interrupts.

IR Bit

The IR bit is set to "1" (interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is set to "0" (interrupt not requested).

The IR bit can be set to "0" in a program. Note that do not write "1" to this bit.

ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.

Table 1.10.3 shows the settings of interrupt priority levels and Table 1.10.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

 \cdot I flag = 1

 \cdot IR bit = 1

 \cdot interrupt priority level > IPL

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

Table 1.10.3 Settings of Interrupt Priority Levels

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (Interrupt disabled)	-
0012	Level 1	Low
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	
1112	Level 7	High

Table 1.10.4 Interrupt Priority Levels Enabled by IPL

	-
IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 5 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled

Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 1.10.5 shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it set the IR bit for the corresponding interrupt to "0" (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU's internal temporary register (Note).
- (3) The I, D and U flags in the FLG register become as follows:
 - The I flag = 0 (interrupts disabled).
 - The D flag = 0 (single-step interrupt disabled).
 - The U flag = 0 (ISP selected).

However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.

- (4) The CPU's internal temporary register (Note) is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.


Note: This register cannot be used by user.

CPU clock	
Address bus	Address Indeterminate (Note 1) SP-2 SP-4 vec vec+2 PC
Data bus	Interrupt Indeterminate (Note 1) SP-2 SP-4 vec vec+2 contents
RD	Indeterminate (Note 1)
WR (Note 2)	
A rea	ndeterminate state depends on the instruction queue buffer. ad cycle occurs when the instruction queue buffer is ready to accept instructions. WR signal timing shown here is for the case where the stack is located in the internal RAM.

Figure 1.10.5 Time Required for Executing Interrupt Sequence

Interrupt Response Time

Figure 1.10.6 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed ((a) in Figure 1.10.6) and a time during which the interrupt sequence is executed ((b) in Figure 1.10.6).





Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 1.10.5 is set in the IPL. Table 1.10.5 shows the IPL values of software and special interrupts when they are accepted.

Table 1.10.5 IPL Level that is Set to IPL When A Software or Special Interrupt is Accepted

Interrupt sources	Value set in the IPL
Oscillation stop and re-oscillation detection, Watchdog timer, NMI	7
Software, address match, DBC, single-step	Not changed

Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits of the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. Figure 1.10.7 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.




Figure 1.10.7 Stack Status Before and After Acceptance of Interrupt Request

The operation of saving registers carried out in the interrupt sequence is dependent on whether the SP (Note), at the time of acceptance of an interrupt request, is even or odd. If the SP (Note) is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. Figure 1.10.8 shows the operation of the saving registers.

Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.




Figure 1.10.8 Operation of Saving Registers

Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 1.10.9 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.




Figure 1.10.9 Hardware Interrupt Priority

Interrupt Priority Resolution Circuit

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 1.10.10 shows the circuit that judges the interrupt priority level.

M16C/6N4 Group




Figure 1.10.10 Interrupts Priority Select Circuit

INT Interrupt


INTi interrupt (i = 0 to 5) is triggered by the edges of external inputs. The edge polarity is selected using the IFSR1 register's IFSR1i bit.

INT4 share the interrupt vector and interrupt control register with SI/O3 and CAN1 successful transmission. INT5 share the interrupt vector and interrupt control register with CAN1 successful reception. To use the INT4 interrupt, set the IFSR1 register's IFSR16 bit to "1" (INT4). To use the INT5 interrupt, set the IFSR1 register's IFSR17 bit to "1" (INT5).

After modifying the IFSR16 or IFSR17 bit, set the corresponding IR bit to "0" (interrupt not requested) before enabling the interrupt.

Figure 1.10.11 shows the IFSR0 register and IFSR1 register.

Interrupt request cause select register 0 Symbol Address After reset IFSR0 01DE16 00XXX0002 Bit name RW Bit symbol Function 0 : CAN1 successful transmission IFSR00 Interrupt request cause select bit RW 1 : SI/O3 0: A-D conversion IFSR01 Interrupt request cause select bit RW 1: Key input 0 : CAN0/1 wake-up error IFSR02 Interrupt request cause select bit RW 1 : CAN0 wake-up error/ CAN1 wake-up error Nothing is assigned. When write, set to "0". (b5-b3) When read, their contents are indeterminate. Interrupt request cause select bit 0 : Timer B3 IFSR06 RW (Note 1) 1 : UART0 bus collision detection Interrupt request cause select bit 0 : Timer B4 IFSR07 RW (Note 2) 1: UART1 bus collision detection Note 1: Timer B3 and UART0 bus collision detection share the vector and interrupt control register. When using the timer B3 interrupt, set the IFSR06 bit in the IFSR0 register to "0" (timer B3). When using UART0 bus collision detection, set the IFSR06 bit to "1" (UART0 bus collision detection). Note 2: Timer B4 and UART1 bus collision detection share the vector and interrupt control register. When using the timer B4 interrupt, set the IFSR07 bit in the IFSR0 register to "0" (timer B4). When using UART1 bus collision detection, set the IFSR07 bit to "1" (UART1 bus collision detection). Interrupt request cause select register 1 b3 b2 Symbol Address After reset IFSR1 01DF16 0016 RW Bit symbol Bit name Function INT0 interrupt polarity 0 : One edge IFSR10 RW switching bit 1 : Both edges (Note 1) INT1 interrupt polarity 0 : One edge IFSR11 RW 1 : Both edges (Note 1) switching bit INT2 interrupt polarity 0 : One edge IFSR12 RW switching bit 1 : Both edges (Note 1) INT3 interrupt polarity 0: One edge IFSR13 RW 1 : Both edges (Note 1) switching bit INT4 interrupt polarity 0: One edge IFSR14 RW 1 : Both edges (Note 1) switching bit INT5 interrupt polarity 0: One edge IFSR15 RW switching bit 1 : Both edges (Note 1) 0 : SI/O3/CAN1 successful transmission (Note 3) Interrupt request cause select bit IFSR16 RW (Note 2) 1 : ĪNT4 0 : CAN1 successful reception RW IESB17 Interrupt request cause select bit 1: INT5 Note 1: When setting this bit to "1" (both edges), make sure the INTOIC to INT5IC register's POL bit is set to "0" (falling edge). Note 2: During memory expansion and microprocessor modes, set this bit to "0" (SI/O3, CAN1 successful transmission). Note 3: When setting this bit to "0" (SI/O3, CAN1 successful transmission), make sure the IFSR0 register's IFSR00 bit is set to "0" (CAN1 successful transmission) or "1" (SI/O3). And, make sure the C1TRMIC register's POL bit is set to "0" (falling edge).



NMI Interrupt

An $\overline{\text{NMI}}$ interrupt request is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. The $\overline{\text{NMI}}$ interrupt is a non-maskable interrupt.

The input level of this $\overline{\text{NMI}}$ interrupt input pin can be read by accessing the P8 register's P8_5 bit. This pin cannot be used as an input port.

Key Input Interrupt

Of P10₄ to P10₇, a key input interrupt is generated when input on any of the P10₄ to P10₇ pins which has had the PD10 register's PD10_4 to PD10_7 bits set to "0" (input) goes low. Key input interrupts can be used as a key-on wakeup function, the function which gets the microcomputer out of wait or stop mode. However, if you intend to use the key input interrupt, do not use P10₄ to P10₇ as analog input ports. Figure 1.10.12 shows the block diagram of the key input interrupt. Note, however, that while input on any pin which has had the PD10_4 to PD10_7 bits set to "0" (input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts.




Figure 1.10.12 Key Input Interrupt Block Diagram

CAN0/1 Wake-up Interrupt

CAN0/1 wake-up interrupt is occurs when a falling edge is input to CRx₀ or CRx₁. Use the interrupt in stop/wait mode or CAN sleep mode. The CAN0/1 wake-up interrupt is enabled only when the port is defined as the CAN port. One interrupt is allocated to CAN0/1. Figure 1.10.13 shows the block diagram of the CAN0/1 wake-up interrupt. Please note that the wake-up message will be lost.




Figure 1.10.13 CAN0/1 Wake-up Interrupt Block Diagram

Address Match Interrupt

An address match interrupt request is generated immediately before executing the instruction at the address indicated by the RMADi register (i = 0 to 3). Set the start address of any instruction in the RMADi register. Use the AIER register's AIER0 and AIER1 bits and the AIER2 register's AIER20 and AIER21 bits to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. For address match interrupts, the value of the PC that is saved to the stack area varies depending on the instruction being executed (refer to "Saving Registers"). (The value of the PC that is saved to the stack area varies depending on the address match interrupt. Therefore, follow one of the methods described below to return from the address match interrupt.

- Rewrite the content of the stack and then use the REIT instruction to return.
- Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.

Table 1.10.6 shows the value of the PC that is saved to the stack area when an address match interrupt request is accepted.

Note that when using the external bus in 8-bit width, no address match interrupts can be used for external areas. Table 1.10.7 shows the relationship between address match interrupt sources and associated registers. Figure 1.10.14 shows the AIER, AIER2, and RMAD0 to RMAD3 registers.

Table 1 10 6	Value of PC That is Saved	to Stack Area When	Address Match Inte	errupt Request is Accepted
	value of ro mat is save	I LU SLACK AICA WIICI	I AUUICSS Match Inte	in upt neguest is Accepted

Instruction at address indicated by RMADi register					Value at PC that is saved to stack area	
• 16-bit ope	16-bit operation code					Address indicated by RMADi
Instruction	n shown belo	ow among a	8-bit operati	on code in	structions	register + 2
ADD.B:S	#IMM8,dest	SUB.B:S	#IMM8,dest	AND.B:S	#IMM8,dest	
OR.B:S	#IMM8,dest	MOV.B:S	#IMM8,dest	STZ.B:S	#IMM8,dest	
STNZ.B:S	#IMM8,dest	STZX.B:S	#IMM81,#IMM	M82,dest		
CMP.B:S	#IMM8,dest	PUSHM	src	POPM des	st	
JMPS	#IMM8	JSRS	#IMM8			
MOV.B:S	#IMM,dest (H	lowever, dest	= A0 or A1)			
Instruction	ns other thar	n the above	;			Address indicated by RMADi
						register + 1

Value of PC that is saved to stack area: Refer to "Saving Registers".

Table 1.10.7 Relationship Between Address Match Interrupt Sources and Associated Registers

Address match interrupt sources	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1
Address match interrupt 2	AIER20	RMAD2
Address match interrupt 3	AIER21	RMAD3




Figure 1.10.14 AIER Register, AIER2 Register and RMAD0 to RMAD3 Registers

Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit of PM1 register. The PM12 bit can only be set to "1" (watchdog timer reset). Once this bit is set to "1", it cannot be set to "0" (watchdog timer interrupt) in a program. Refer to "Watchdog Timer Reset" for details about watchdog timer reset.

When the main clock is selected for CPU clock, ring oscillator clock, PLL clock, the divide-by-n value for the prescaler can be selected to be 16 or 128. If a sub clock is selected for CPU clock, the divide-by-n value for the prescaler is always 2 no matter how the WDC7 bit is set. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

With main clock selected for CPU clock, ring oscillator clock, PLL clock

Watchdog timer period =	Prescaler dividing (16 or 128) \times Watchdog timer count (32768)
	CPU clock

With sub clock selected for CPU clock

For example, when CPU clock = 16 MHz and the divide-by-n value for the prescaler = 16, the watchdog timer period is approx. 32.8 ms.

The watchdog timer is initialized by writing to the WDTS register. The prescaler is initialized after reset. Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.

In stop mode, wait mode and hold state, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 1.11.1 shows the block diagram of the watchdog timer. Figure 1.11.2 shows the watchdog timer-related registers.

Count source protective mode

In this mode, a ring oscillator clock is used for the watchdog timer count source. The watchdog timer can be kept being clocked even when CPU clock stops as a result of runaway.

Before this mode can be used, the following register settings are required:

- (1) Set the PRC1 bit of the PRCR register to "1" (enable writes to the PM1 and PM2 registers).
- (2) Set the PM12 bit of the PM1 register to "1" (reset when the watchdog timer underflows).
- (3) Set the PM22 bit of the PM2 register to "1" (ring oscillator clock used for the watchdog timer count source).
- (4) Set the PRC1 bit of the PRCR register to "0" (disable writes to the PM1 and PM2 registers).
- (5) Write to the WDTS register (watchdog timer starts counting).

Setting the PM22 bit to "1" results in the following conditions:

• The ring oscillator starts oscillating, and the ring oscillator clock becomes the watchdog timer count source.

Watchdog timer period = Watchdog timer count (32768) ring oscillator clock

- The CM10 bit of the CM1 register is disabled against write. (Writing a "1" has no effect, nor is stop mode entered.)
- The watchdog timer does not stop when in wait mode or hold state.





Figure 1.11.1 Watchdog Timer Block Diagram





DMAC

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Two DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8- or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. Figure 1.12.1 shows the block diagram of the DMAC. Table 1.12.1 shows the DMAC specifications. Figures 1.12.2 to 1.12.4 show the DMAC related-registers.




Figure 1.12.1 DMAC Block Diagram

A DMA request is generated by a write to the DSR bit of the DMiSL register (i = 0, 1), as well as by an interrupt request which is generated by any function specified by the DMS and DSEL3 to DSEL0 bits of the DMiSL register. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the IR bit of the interrupt control register does not change state due to a DMA transfer. A data transfer is initiated each time a DMA request is generated when the DMAE bit = 1 (DMA enabled) of the DMiCON register. However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. For details, refer to "DMA Requests".

Ite	m	Specification		
No. of channels	S	2 (cycle steal method)		
Transfer memo	bry space	• From any address in the 1 Mbyte space to a fixed address		
		• From a fixed address to any address in the 1 Mbyte space		
		From a fixed address to a fixed address		
Maximum No. of	bytes transferred	128 Kbytes (with 16-bit transfer) or 64 Kbytes (with 8-bit transfer)		
DMA request fa	actors	Falling edge of INT0 or INT1		
(Notes 1, 2)		Both edge of INT0 or INT1		
		Timer A0 to timer A4 interrupt requests		
		Timer B0 to timer B5 interrupt requests		
		UART0 transfer, UART0 reception interrupt requests		
		UART1 transfer, UART1 reception interrupt requests		
		UART2 transfer, UART2 reception interrupt requests		
		SI/O3 interrupt request		
		A-D conversion interrupt requests		
		Software triggers		
Channel priorit	у	DMA0 > DMA1 (DMA0 takes precedence)		
Transfer unit		8 bits or 16 bits		
Transfer addre	ss direction	forward or fixed (The source and destination addresses cannot both be		
		in the forward direction.)		
Transfer mode	Single transfer	Transfer is completed when the DMAi transfer counter underflows		
		after reaching the terminal count.		
	Repeat transfer	When the DMAi transfer counter underflows, it is reloaded with the value		
		of the DMAi transfer counter reload register and a DMA transfer is		
		continued with it.		
	lest generation timing			
DMA start-up		Data transfer is initiated each time a DMA request is generated when the		
		DMAiCON register's DMAE bit = 1 (enabled).		
DMA shutdown	Single transfer	When the DMAE bit is set to "0" (disabled)		
		After the DMAi transfer counter underflows		
	Repeat transfer	When the DMAE bit is set to "0" (disabled)		
Reload timing f	or forward	When a data transfer is started after setting the DMAE bit to "1" (enabled),		
address pointe		the forward address pointer is reloaded with the value of the SARi or the		
counter		DARi pointer whichever is specified to be in the forward direction and the		
		DMAi transfer counter is reloaded with the value of the DMAi transfer		
		counter reload register.		
i – 0 1				

Table 1.12.1 DMAC Specifications

i = 0, 1


Note 1: DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.

Note 2: The selectable causes of DMA requests differ with each channel.

Note 3: Make sure that no DMAC-related registers (addresses 002016 to 003F16) are accessed by the DMAC.


b7 b6 b5 b4 b3 b	b2 b1 b0	Symbol DM0SL	-	ddress 03B816	After reset 0016	
		Bit symbol	Bit n	ame	Function	RW
		DSEL0				RW
	DSEL1	DMA reque	est cause		RW	
		DSEL2	select bit		Refer to note	RW
			-			RW
		_ (b5-b4)		assigned. W , its content	/hen write, set to "0". is "0".	-
		DMS	DMA reque		0 : Basic cause of request 1 : Extended cause of request	RW
		DSR	Software DMA request bit		A DMA request is generated by setting this bit to "1" when the DMS bit is "0" (basic cause) and the DSEL3 to DSEL0 bits are "00012" (software trigger). The value of this bit when read is "0".	
					The value of this bit when read is "0".	
manner desc	ribed belo	w.			ion of DMS bit and DSEL3 to DSEL0 b	ts in the
manner desc	DMS = 0	ow.) (basic cause o				ts in the
manner desc DSEL3 to DSEL0 0 0 0 0 2	DMS = 0 DMS = 0	ow. (basic cause o of INTO pin			ion of DMS bit and DSEL3 to DSEL0 b	ts in the
manner desc DSEL3 to DSEL0 0 0 0 0 2 F 0 0 0 1 2 S	DMS = 0	ow. (basic cause o of INTO pin			ion of DMS bit and DSEL3 to DSEL0 b	ts in the
manner desc DSEL3 to DSEL0 0 0 0 0 2 F 0 0 0 1 2 S 0 0 1 0 2 T	DMS = 0 DMS = 0 Falling edge Software trig	ow. (basic cause o of INTO pin			ion of DMS bit and DSEL3 to DSEL0 b	ts in the
manner desc DSEL3 to DSEL0 0 0 0 0 2 F 0 0 1 2 S 0 0 1 0 2 T 0 0 1 1 2 T 0 1 0 0 2 T	DMS = 0 DMS = 0 Falling edge Software trig Timer A0	ow. (basic cause o of INTO pin			ion of DMS bit and DSEL3 to DSEL0 b	ts in the
manner desc DSEL3 to DSEL0 0 0 0 0 2 F 0 0 1 2 S 0 0 1 0 2 T 0 0 1 1 2 T 0 1 0 0 2 T 0 1 0 1 2 T	DMS = 0 DMS = 0 Falling edge Software trig Timer A0 Timer A1 Timer A2 Timer A3	ow. (basic cause o of INTO pin		DMS = 1 (ex 	ion of DMS bit and DSEL3 to DSEL0 bit tended cause of request)	ts in the
manner desc DSEL3 to DSEL0 0 0 0 0 2 F 0 0 0 1 2 S 0 0 1 0 2 T 0 0 1 1 2 T 0 1 0 0 2 T 0 1 0 0 2 T 0 1 0 1 2 T 0 1 0 1 2 T 0 1 0 1 2 T 0 1 1 0 2 T	cribed belc DMS = 0 Falling edge Software trig Timer A0 Timer A1 Timer A2 Timer A3 Timer A4	ow. (basic cause o of INTO pin		DMS = 1 (ex 	ion of DMS bit and DSEL3 to DSEL0 bit tended cause of request)	ts in the
manner desc DSEL3 to DSEL0 0 0 0 0 2 F 0 0 1 2 S 0 0 1 0 2 T 0 1 1 2 T 0 1 0 2 T 0 1 0 2 T 0 1 0 1 2 T 0 1 0 2 T 0 1 0 2 T 0 1 1 2 T 0 1 1 1 2 T	ribed belc DMS = 0 Falling edge Software trig Fimer A0 Fimer A1 Fimer A2 Fimer A3 Fimer A4 Fimer B0	ow. (basic cause o of INTO pin		DMS = 1 (ex Two edges Timer B3	ion of DMS bit and DSEL3 to DSEL0 bit tended cause of request)	ts in the
manner desc DSEL3 to DSEL0 0 0 0 0 2 F 0 0 1 2 S 0 0 1 1 2 T 0 1 0 0 2 T 0 1 0 1 2 T 0 1 0 1 2 T 0 1 0 1 2 T 0 1 0 1 2 T 0 1 1 0 2 T 0 1 1 1 2 T 1 0 0 0 2 T	cribed belc DMS = 0 Falling edge Software trig Fimer A0 Fimer A1 Fimer A2 Fimer A3 Fimer A4 Fimer B0 Fimer B1	ow. (basic cause o of INTO pin		DMS = 1 (ex 	ion of DMS bit and DSEL3 to DSEL0 bit tended cause of request)	ts in the
manner desc DSEL3 to DSEL0 0 0 0 0 2 F 0 0 1 2 S 0 0 1 0 2 T 0 0 1 1 2 T 0 1 0 1 2 T 0 1 0 1 2 T 0 1 0 1 2 T 0 1 1 1 2 T 0 1 1 1 2 T 1 1 0 2 T 1 0 0 0 2 T 1 0 0 1 2 T	cribed belc DMS = 0 Falling edge Software trig Fimer A0 Fimer A1 Fimer A2 Fimer A3 Fimer A4 Fimer B0 Fimer B1 Fimer B2	w.) (basic cause o) of INTO pin gger		DMS = 1 (ex Two edges Timer B3	ion of DMS bit and DSEL3 to DSEL0 bit tended cause of request)	ts in the
manner desc DSEL3 to DSEL0 0 0 0 0 2 F 0 0 1 2 S 0 0 1 0 2 T 0 1 0 0 2 T 0 1 0 1 2 T 0 1 1 2 T 0 1 1 0 2 T 0 1 1 1 2 T 0 1 1 1 2 T 0 1 1 1 2 T 0 1 1 1 2 T 1 0 0 0 2 T 1 0 0 1 2 T 1 0 1 0 2 L	cribed belc DMS = 0 Falling edge Software trig Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B1 Timer B2 JART0 tran	w.) (basic cause o ≥ of INTO pin gger smit		DMS = 1 (ex Two edges Timer B3 Timer B4 Timer B5 	ion of DMS bit and DSEL3 to DSEL0 bit tended cause of request)	ts in the
manner desc DSEL3 to DSEL0 0 0 0 0 2 F 0 0 1 2 S 0 0 1 0 2 T 0 0 1 1 2 T 0 1 0 0 2 T 0 1 0 1 2 T 0 1 1 1 2 T 0 1 1 1 2 T 0 1 1 1 2 T 1 0 0 0 2 T 1 0 0 0 2 T 1 0 0 1 2 T 1 0 0 1 2 T 1 0 1 0 2 L 1 0 1 1 2 L	ribed belc DMS = 0 Falling edge Software trig Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B1 Timer B2 JART0 tran JART0 rece	w.) (basic cause o ≥ of INTO pin gger smit sive		DMS = 1 (ex 	ion of DMS bit and DSEL3 to DSEL0 bit tended cause of request)	ts in the
manner desc DSEL3 to DSEL0 0 0 0 0 2 F 0 0 1 2 S 0 0 1 0 2 T 0 0 1 0 2 T 0 1 0 2 T 0 1 0 2 T 0 1 1 2 T 0 1 1 0 2 T 0 1 1 1 2 T 1 0 0 0 2 T 1 0 0 1 2 T 1 0 0 1 2 T 1 0 1 0 2 T 1 0 1 1 2 L 1 1 1 2 L 1 1 1 2 L	cribed belc DMS = 0 Falling edge Software trig Timer A0 Timer A1 Timer A2 Timer A3 Timer A3 Timer B0 Timer B1 Timer B2 JART0 tran JART0 rece JART2 tran	w.) (basic cause o e of INTO pin gger smit swit swit swit		DMS = 1 (ex Two edges Timer B3 Timer B4 Timer B5 	ion of DMS bit and DSEL3 to DSEL0 bit tended cause of request)	ts in the
manner desc DSEL3 to DSEL0 0 0 0 0 2 F 0 0 1 2 S 0 0 1 0 2 T 0 0 1 0 2 T 0 1 0 0 2 T 0 1 0 0 2 T 0 1 1 0 2 T 0 1 1 0 2 T 0 1 0 1 2 T 1 0 0 0 2 T 1 0 0 1 2 T 1 0 0 1 2 T 1 0 1 0 2 L 1 1 1 2 L 1 1 0 0 2 L 1 1 0 1 2 L 1 1 0 1 2 L	ribed belc DMS = 0 Falling edge Software trig Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B1 Timer B2 JART0 tran JART0 rece	w.) (basic cause o e of INTO pin gger smit sive smit sive		DMS = 1 (ex Two edges Timer B3 Timer B4 Timer B5 	ion of DMS bit and DSEL3 to DSEL0 bit tended cause of request)	ts in the

Figure 1.12.2 DM0SL Register





(b23) (b19) b7 b3	(b16)(b15) b0 b7	<u>b0 b7</u> b0 Symbol Address After r	
		SAR0 002216 to 002016 Indeterr SAR1 003216 to 003016 Indeterr	
		Function Setting range	RW
		Set the source address of transfer 0000016 to FFFF16	RW
		Nothing is assigned. When write, set to "0". When read, these contents are "0".	-
If the DSD this regis DMAi destin	bit is "1" and territories of the second sec	vard direction), this register can be written to at any time. the DMAE bit is "1" (DMA enabled), the DMAi forward address pointer can be rea se, the value written to it can be read. er $(i = 0, 1)$ (Note)	d fro
(b23) (b19) b7 b3	(b16)(b15) b0 b7	<u>b0 b7</u> b0 Symbol Address After r DAR0 002616 to 002416 Indeterr DAR1 003616 to 003416 Indeterr	ninat
		Function Setting range	RV
	i	Set the destination address of transfer 0000016 to FFFF16	RW
		Nothing is assigned. When write, set to "0". When read, these contents are "0".	-
If the DAD If the DAD) bit is "1" (forv) bit is "1" and t ter. Otherwis		reset
		Function Setting range	RW
		Set the transfer count minus 1. The written value is stored in the DMAi transfer counter reload register, and when the DMAE bit of the DMiCON register is set to "1" (DMA enabled) or the DMAi transfer counter underflows when the DMASL bit of the DMiCON 0000016 to FFFF16	RW



The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write) bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of transfer. During memory expansion and microprocessor modes, it is also affected by the BYTE pin level. Furthermore, the bus cycle itself is extended by a software wait or RDY signal.

(a) Effect of Source and Destination Addresses

If the transfer unit and data bus both are 16 bits and the source address of transfer begins with an odd address, the source read cycle consists of one more bus cycle than when the source address of transfer begins with an even address.

Similarly, if the transfer unit and data bus both are 16 bits and the destination address of transfer begins with an odd address, the destination write cycle consists of one more bus cycle than when the destination address of transfer begins with an even address.

(b) Effect of BYTE Pin Level

During memory expansion and microprocessor modes, if 16 bits of data are to be transferred on an 8bit data bus (input on the BYTE pin = high), the operation is accomplished by transferring 8 bits of data twice. Therefore, this operation requires two bus cycles to read data and two bus cycles to write data. Furthermore, if the DMAC is to access the internal area (internal ROM, internal RAM, or SFR), unlike in the case of the CPU, the DMAC does it through the data bus width selected by the BYTE pin.

(c) Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

(d) Effect of RDY Signal

During memory expansion and microprocessor modes, DMA transfers to and from an external area are affected by the $\overline{\text{RDY}}$ signal. Refer to " $\overline{\text{RDY}}$ Signal".

Figure 1.12.5 shows the example of the cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16-bit unit using an 8-bit bus ((2) in Figure 1.12.5), two source read bus cycles and two destination write bus cycles are required.

BCLK	
Address bus	CPU use Source Destination CPU use CPU use
- RD signal	
 WR signal	
Data bus	CPU use Source Destination CPU use CPU use
) When the transfer u	transfer unit is 16 bits and the source address of transfer is an odd address, or when the unit is 16 bits and an 8-bit bus is used
BCLK	
Address bus	CPU use Source + 1 Destination Dummy CPU use
- RD signal	
WR signal	
Data bus	CPU use Source + 1 Destination CPU use CPU use
) When the	source read cycle under condition (1) has one wait state inserted
BCLK	
Address bus	CPU use Source Destination CPU use CPU use
RD signal	
WR signal	
Data bus	CPU use Source Destination CPU use CPU use
) When the	source read cycle under condition (2) has one wait state inserted
BCLK	
Address bus	CPU use Source Source + 1 Destination CPU use
 RD signal	
 WR signal	
Data –	CPU use Source Source + 1 Destination CPU

Figure 1.12.5 Transfer Cycles for Source Read

Any combination of even or odd transfer read and write addresses is possible.

Table 1.12.2 shows the number of DMA transfer cycles. Table 1.12.3 shows the coefficient j, k.

The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles \times j + No. of write cycles \times k

Transfer unit	Bus width	Access address	Single-cl	nip mode	Memory expansion mode Microprocessor mode		
Transier unit	Bus width	Access address	No. of read cycles	No. of write cycles	No. of read cycles	No. of write cycles	
	16 bits	Even	1	1	1	1	
8-bit transfer	(BYTE = L)	Odd	1	1	1	1	
(DMBIT =1)	8 bits	Even	-	-	1	1	
	(BYTE= H)	Odd	-	-	1	1	
	16 bits	Even	1	1	1	1	
16-bit transfer	(BYTE =L)	Odd	2	2	2	2	
(DMBIT = 0)	8 bits	Even	-	-	2	2	
	(BYTE = H)	Odd	-	-	2	2	

Table 1.12.2 DMA Transfer Cycles

Table 1.12.3 Coefficient j, k

	Internal area			External area							
	Internal R	OM, RAM	SFR		Separate bus				Multiplexed bus		
	No wait	With wait	ait 1 wait 2 waits (Note 1) (Note 1)		No wait	With	With wait (Note 2)		With wait (Note 2)		
	NO Walt	with wait	(Note 1)	(Note 1)	NO Wall	1 wait	2 waits	3 waits	1 wait	2 waits	3 waits
j	1	2	2	3	1	2	3	4	3	3	4
k	1	2	2	3	2	2	3	4	3	3	4

Note 1: Depends on the set value of the PM20 bit of the PM2 register. Note 2: Depends on the set value of the CSE register.

3. DMA Enable

When a data transfer starts after setting the DMAE bit of the DMiCON register (i = 0, 1) to "1" (enabled), the DMAC operates as follows:

- (1) Reload the forward address pointer with the SARi register value when the DSD bit of the DMiCON register is "1" (forward) or the DARi register value when the DAD bit of the DMiCON register is "1" (forward).
- (2) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to "1" again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below.

Step 1: Write "1" to the DMAE bit and DMAS bit of the DMiCON register simultaneously.

Step 2: Make sure that the DMAi is in an initial state as described above (1) and (2) in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

4. DMA Request

The DMAC can generate a DMA request as triggered by the cause of request that is selected with the DMS and DSEL3 to DSEL0 bits of the DMiSL register (i = 0, 1) on either channel. Table 1.12.4 shows the timing at which the DMAS bit changes state.

Whenever a DMA request is generated, the DMAS bit is set to "1" (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit was set to "1" (enabled) when this occurred, the DMAS bit is set to "0" (DMA not requested) immediately before a data transfer starts. This bit cannot be set to "1" in a program (it can only be set to "0").

The DMAS bit may be set to "1" when the DMS or the DSEL3 to DSEL0 bits change state. Therefore, always be sure to set the DMAS bit to "0" after changing the DMS or the DSEL3 to DSEL0 bits.

Because if the DMAE bit is "1", a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is "0" when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

	DMAS bit of DMiCON register				
DMA factor	Timing at which the bit is set to "1"	Timing at which the bit is set to "0"			
Software trigger	When the DSR bit of the DMiSL register	 Immediately before a data transfer starts 			
	is set to "1"	• When set by writing "0" in a program			
Peripheral function	When the interrupt control register for				
	the peripheral function that is selected				
	by the DSEL3 to DSEL0 and DMS bits				
	of the DMiSL register has its IR bit set to "1".				

 Table 1.12.4 Timing at Which DMAS bit Changes State

i = 0, 1

5. Channel Priority and DMA Transfer Timing

If both DMA0 and DMA1 are enabled and DMA transfer request signals from DMA0 and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of BCLK), the DMAS bit on each channel is set to "1" (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1.

The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period.

Figure 1.12.6 shows an example of DMA transfer effected by external factors.

In Figure 1.12.6, DMA0 request having priority is received first to start a transfer when a DMA0 request and DMA1 request are generated simultaneously. After one DMA0 transfer is completed, a bus arbitration is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus arbitration is again returned to the CPU.

In addition, DMA requests cannot be counted up since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in Figure 1.12.6, occurs more than one time, the DMAS bit is set to "0" as soon as getting the bus arbitration. The bus arbitration is returned to the CPU when one transfer is completed. Refer to "(7) HOLD Signal in Bus Control" for details about bus arbitration between the CPU and DMA.




Figure 1.12.6 DMA Transfer by External Factors

Timers

Eleven 16-bit timers, each capable of operating independently of the others, can be classified by function as either timer A (five) and timer B (six). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc.

Figures 1.13.1 and 1.13.2 show block diagrams of timer A and timer B configuration, respectively.




Figure 1.13.1 Timer A Configuration

M16C/6N4 Group




Figure 1.13.2 Timer B Configuration

Timer A

Figure 1.13.3 shows a block diagram of the timer A. Figures 1.13.4 to 1.13.6 show the timer A-related registers.

The timer A supports the following four modes. Except in event counter mode, timers A0 to A4 all have the same function. Use the TMOD1 to TMOD0 bits of TAiMR register (i = 0 to 4) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows and underflows of other timers.
- One-shot timer mode: The timer outputs a pulse only once before it reaches the minimum count "000016."
- Pulse width modulation (PWM) mode: The timer outputs pulses in a given width successively.




Figure 1.13.3 Timer A Block Diagram





Figure 1.13.4 TAOMR to TA4MR Registers and TA0 to TA4 Registers



Note 3: When not using the two-phase pulse signal processing function, set the corresponding bit to timer A2 to timer A4 to "0".






Figure 1.13.6 ONSF Register, TRGSR Register and CPSRF Register

1. Timer Mode

In timer mode, the timer counts a count source generated internally. Table 1.13.1 lists specifications in timer mode. Figure 1.13.7 shows TAiMR register in timer mode.

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	Down-count
	• When the timer underflows, it reloads the reload register contents and continues counting
Divide ratio	1/(n+1) n: set value of TAiMR register 000016 to FFFF16
Count start condition	Set TAiS bit of TABSR register to "1" (start counting)
Count stop condition	Set TAiS bit to "0" (stop counting)
Interrupt request generation timing	Timer underflow
TAin pin function	I/O port or gate input
TAiout pin function	I/O port or pulse output
Read from timer	Count value can be read by reading TAi register
Write to timer	When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	 When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select function	Gate function
	Counting can be started and stopped by an input signal to TAin pin
	Pulse output function
	Whenever the timer underflows, the output polarity of TAiout pin is inverted.
	When not counting, the pin outputs a low.

Table 1.13.1. Specifications in Timer Mode

i = 0 to 4




Figure 1.13.7 Timer Ai Mode Register in Timer Mode

2. Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3 and A4 can count two-phase external signals. Table 1.13.2 lists specifications in event counter mode (when <u>not</u> processing two-phase pulse signal). Figure 1.13.8 shows TAiMR register in event counter mode (when <u>not</u> processing two-phase pulse signal). Table 1.13.3 lists specifications in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4). Figure 1.13.9 shows TA2MR to TA4MR registers in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4).

Item	Specification					
Count source	• External signals input to TAi _{IN} pin (effective edge can be selected in pro-					
	gram)					
	Timer B2 overflows or underflows,					
	timer Aj (j = i - 1, except j = 4 if i = 0) overflows or underflows,					
	timer Ak (k = i + 1, except k = 0 if i = 4) overflows or underflows					
Count operation	Up-count or down-count can be selected by external signal or program					
	When the timer overflows or underflows, it reloads the reload register con-					
	tents and continues counting. When operating in free-running mode, the					
	timer continues counting without reloading.					
Divided ratio	$1/(FFFF_{16} - n + 1)$ for up-count					
	1/(n + 1) for down-count n : set value of TAi register 0000 ₁₆ to FFFF ₁₆					
Count start condition	Set TAiS bit of TABSR register to "1" (start counting)					
Count stop condition	Set TAiS bit to "0" (stop counting)					
Interrupt request generation timing	Timer overflow or underflow					
TAin pin function	I/O port or count source input					
TAiout pin function	I/O port, pulse output, or up/down-count select input					
Read from timer	Count value can be read by reading TAi register					
Write to timer	• When not counting and until the 1st count source is input after counting start					
	Value written to TAi register is written to both reload register and counter					
	When counting (after 1st count source input)					
	Value written to TAi register is written to only reload register					
	(Transferred to counter when reloaded next)					
Select function	Free-run count function					
	Even when the timer overflows or underflows, the reload register content is					
	not reloaded to it					
	Pulse output function					
	Whenever the timer underflows or underflows, the output polarity of TAi_{OUT}					
	pin is inverted. When not counting, the pin outputs a low.					

Table 1.13.2 Specifications in Event Counter Mode	(when not processing two-phase pulse signal)

i = 0 to 4

b6 b5 b4 b3 b2 b1 b0 0 0 0 0 1 1	TAC	Symbol Add DMR to TA4MR 039616 to		
	Bit symbol	Bit name	Function	RV
	TMOD0	Operation mode select bit	b1 b0	RV
	TMOD1		0 1 : Event counter mode (Note 1)	RV
	MR0	Pulse output function select bit	0 : Pulse is not output (TAio∪⊤ pin functions as I/O port) 1 : Pulse is output (TAio∪⊤ pin functions as pulse output pin)	R۷
	MR1	Count polarity select bit (Note 2)	0 : Counts external signal's falling edge 1 : Counts external signal's rising edge	RV
	MR2	Up/down switching cause select bit	0 : UDF register 1 : Input signal to TAiout pin (Note 3)	RV
· ·	MR3	Set to "0" in event counter mode		
	ТСК0	Count operation type select bit	0 : Reload type 1 : Free-run type	RV
	TCK1	Can be "0" or "1" when not	using two-phase pulse signal processing.	RV

Figure 1.13.8 TAIMR Register in Event Counter Mode (when not using two-phase pulse signal processing)

Table 1.13.3 Specifications in Event Counter Mode (when processing two-phase pulse signal with timers A2, A3 and A4)

Item	Specification				
Count source	• Two-phase pulse signals input to TAin or TAiout pins				
Count operation	• Up-count or down-count can be selected by two-phase pulse signal				
	• When the timer overflows or underflows, it reloads the reload register con-				
	tents and continues counting. When operating in free-running mode, the				
	timer continues counting without reloading.				
Divide ratio	$1/(FFF_{16} - n + 1)$ for up-count				
	1/ (n + 1) for down-count n : set value of TAi register 000016 to FFFF16				
Count start condition	Set TAiS bit of TABSR register to "1" (start counting)				
Count stop condition	Set TAiS bit to "0" (stop counting)				
Interrupt request generation timing	Timer overflow or underflow				
TAin pin function	Two-phase pulse input				
TAiout pin function	Two-phase pulse input				
Read from timer	Count value can be read by reading timer A2, A3 or A4 register				
Write to timer	• When not counting and until the 1st count source is input after counting start				
	Value written to TAi register is written to both reload register and counter				
	When counting (after 1st count source input)				
	Value written to TAi register is written to reload register				
	(Transferred to counter when reloaded next)				
Select function (Note)	Normal processing operation (timer A2 and timer A3)				
	The timer counts up rising edges or counts down falling edges on TAj _{IN} pin				
	when input signals on TAjout pin is "H".				
	Up- Up- Up- Down- Down- count count count count count				
	Multiply-by-4 processing operation (timer A3 and timer A4)				
	If the phase relationship is such that TAk _{IN} pin goes "H" when the input sig-				
	nal on TAkour pin is "H", the timer counts up rising and falling edges on				
	TAkout and TAkin pins. If the phase relationship is such that TAkin pin goes "L" when the input signal on TAkout pin is "H", the timer counts down rising				
	and falling edges on TAkout and TAkin pins.				
	Count up all edges Count down all edges				
	Count up all edges Count down all edges				
	Counter initialization by Z-phase input (timer A3)				
	The timer count value is initialized to "0" by Z-phase input.				
= 2 to 4					

j = 2, 3 k = 3, 4

Note : Only timer A3 is selectable. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.

b6 b5 b4 b3 b2 b1 b0 0 1 0 0 0 1	Sym TA2MR	bol Address to TA4MR 0398 ₁₆ to 039	After reset A16 0016	
		Bit name	Function	RW
	TMOD0 TMOD1	Operation mode select bit	0 1 : Event counter mode	RW RW
	- MR0 To use two-phase pulse signal processing, set this bit to "0".		RW	
	MR1	· · · · · · · · · · · · · · · · · · ·	лан р. Сосолод, сосолос со со с	RW
	MR2	To use two-phase pulse sig	nal processing, set this bit to "1".	RW
·	MR3	To use two-phase pulse sig	nal processing, set this bit to "0".	RW
	TCK0	Count operation type select bit	0 : Reload type 1 : Free-run type	RW
	TCK1	Two-phase pulse signal processing operation select bit (Notes 1, 2)	0 : Normal processing operation 1 : Multiply-by-4 processing operation	RW
normal processing mo Note 2: If two-phase pulse sig	ode and x4 p Inal processi	rocessing mode, respectively ng is desired, following registed		erate i

Figure 1.13.9 TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)

Counter Initialization by Two-Phase Pulse Signal Processing

This function initializes the timer count value to "0" by Z-phase (counter initialization) input during twophase pulse signal processing.

This function can only be used in timer A3 event counter mode during two-phase pulse signal processing, free-running type, x4 processing, with Z-phase entered from the INT2 pin.

Counter initialization by Z-phase input is enabled by writing "0000₁₆" to the TA3 register and setting the TAZIE bit in ONSF register to "1" (Z-phase input enabled).

Counter initialization is accomplished by detecting Z-phase input edge. The active edge can be selected to be the rising or falling edge by using the POL bit of INT2IC register. The Z-phase pulse width applied to the INT2 pin must be equal to or greater than one clock cycle of the timer A3 count source.

The counter is initialized at the next count timing after recognizing Z-phase input. Figure 1.13.10 shows the relationship between the two-phase pulse (A phase and B phase) and the Z phase.

If timer A3 overflow or underflow coincides with the counter initialization by Z-phase input, a timer A3 interrupt request is generated twice in succession. Do not use the timer A3 interrupt when using this function.




Figure 1.13.10 Two-phase Pulse (A phase and B phase) and Z Phase

3. One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. When the trigger occurs, the timer starts up and continues operating for a given period. Table 1.13.4 lists specifications in one-shot timer mode. Figure 1.13.11 shows the TAiMR register in one-shot timer mode.

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	Down-count
	• When the counter reaches 000016, it stops counting after reloading a new value
	• If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide ratio	1/n n : set value of TAi register 000016 to FFFF16
	However, the counter does not work if the divide-by-n value is set to 000016.
Count start condition	TAiS bit of TABSR register = 1 (start counting) and one of the following
	triggers occurs.
	 External trigger input from the TAi in pin
	Timer B2 overflow or underflow,
	timer Aj (j = i - 1, except j = 4 if i = 0) overflow or underflow,
	timer Ak (k = i + 1, except k = 0 if i = 4) overflow or underflow
	 The TAiOS bit of ONSF register is set to "1" (timer starts)
Count stop condition	When the counter is reloaded after reaching "000016"
	TAiS bit is set to "0" (stop counting)
Interrupt request generation timing	When the counter reaches "000016"
TAin pin function	I/O port or trigger input
TAiout pin function	I/O port or pulse output
Read from timer	An indeterminate value is read by reading TAi register
Write to timer	• When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	 When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select function	Pulse output function
	The timer outputs a low when not counting and a high when counting.

Table 1.13.4	Specifications	in One-shot	Timer Mode
--------------	----------------	-------------	------------

i = 0 to 4

b6 b5 b4 b3 b2 b1 b0 0 1 0 1 0<	Sym TA0MR t	nbol Address to TA4MR 039616 to 039	After reset 9A16 0016	
	Bit symbol	Bit name	Function	RW
	TMOD0	Or creation mode colort hit	b1 b0	RW
[TMOD1	Operation mode select bit	1 0 : One-shot timer mode	RW
	MR0	Pulse output function select bit	 0 : Pulse is not output (TAioUT pin functions as I/O port) 1 : Pulse is output (TAioUT pin functions as a pulse output pin) 	RW
	MR1	External trigger select bit (Note 1)	0 : Falling edge of input signal to TAim pin (Note 2) 1 : Rising edge of input signal to TAim pin (Note 2)	RW
	MR2	Trigger select bit	0 : TAiOS bit is enabled 1 : Selected by TAiTGH to TAiTGL bits	RW
	MR3	Set to "0" in one-shot time	r mode	RW
·····	TCK0	Count source select bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
	TCK1		1 0 : f32 1 1 : fC32	RW

Figure 1.13.11 TAiMR Register in One-shot Timer Mode

4. Pulse Width Modulation (PWM) Mode

In PWM mode, the timer outputs pulses of a given width in succession. The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator.

Table 1.13.5 lists specifications in PWM mode. Figure 1.13.12 shows TAiMR register in PWM mode. Figures 1.13.13 and 1.13.14 show examples of how a 16-bit pulse width modulator operates and how an 8-bit pulse width modulator operates, respectively.

Item	Specification		
Count source	f1, f2, f8, f32, fC32		
Count operation	Down-count (operating as an 8-bit or a 16-bit pulse width modulator)		
	• The timer reloads a new value at a rising edge of PWM pulse and continues counting		
	The timer is not affected by a trigger that occurs during counting		
16-bit PWM	High level width n / fj n : set value of TAi register		
	• Cycle time (2 ¹⁶ -1) / fj fixed fj: count source frequency (f1, f2, f8, f32, fc32)		
8-bit PWM	• High level width $n \times (m+1) / f_j$ n : set value of TAiMR register high-order address		
	• Cycle time $(2^8-1) \times (m+1) / fj$ m : set value of TAiMR register low-order address		
Count start condition	TAiS bit of TABSR register is set to "1" (start counting)		
	 TAiS bit = 1 and external trigger input from the TAi_{IN} pin 		
	 TAiS bit = 1 and one of the following external triggers occurs 		
	Timer B2 overflow or underflow,		
	timer Aj (j = i - 1, except j = 4 if i = 0) overflow or underflow,		
	timer Ak (k = i + 1, except k = 0 if i = 4) overflow or underflow		
Count stop condition	TAiS bit is set to "0" (stop counting)		
Interrupt request generation timing	PWM pulse goes "L"		
TAin pin function	I/O port or trigger input		
TAiout pin function	Pulse output		
Read from timer	An indeterminate value is read by reading TAi register		
Write to timer	When not counting and until the 1st count source is input after counting start		
	Value written to TAi register is written to both reload register and counter		
	 When counting (after 1st count source input) 		
	Value written to TAi register is written to only reload register		
	(Transferred to counter when reloaded next)		

Table 1.13.5	Specifications	in	PWM	Mode

i = 0 to 4

b6 b	5 b4 b3 b2 b1 b0 1 1 1 1		ymbol Addr R to TA4MR 039616 to		
		Bit symbol	Bit name	Function	RW
		TMOD0	Operation mode		RW
		TMOD1	select bit	1 1 : PWM mode	RW
		MR0	Set to "1" in PWM mode		RW
		MR1	External trigger select bit (Note 1)	0: Falling edge of input signal to TAiın pin (Note 2) 1: Rising edge of input signal to TAiın pin (Note 2)	RW
		MR2	Trigger select bit	0 : Write "1" to TAiS bit in the TABSR register 1 : Selected by TAiTGH to TAiTGL bits	RW
		MR3	16/8-bit PWM mode select bit	0: Functions as a 16-bit pulse width modulator 1: Functions as an 8-bit pulse width modulator	RW
		TCK0	Count source select bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
		TCK1		1 0 : f32 1 1 : fC32	RW

Figure 1.13.12 TAIMR Register in PWM Mode

M16C/6N4 Group




Figure 1.13.13 Example of 16-bit Pulse Width Modulator Operation




Figure 1.13.14 Example of 8-bit Pulse Width Modulator Operation

Timer B

Figure 1.13.15 shows a block diagram of the timer B. Figures 1.13.16 and 1.13.17 show the timer B-related registers.

Timer B supports the following three modes. Use the TMOD1 and TMOD0 bits of TBiMR register (i = 0 to 5) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows or underflows of other timers.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.





Figure 1.13.15 Timer B Block Diagram

7 b6 b5 b4 b3 b2 b1 b0	Syml TB0MR to TB3MR to	TB2M				
	Bit symbol		Bit name	Functi	on	RW
	TMOD0	Onerati	ion mode select bit	0 0 : Timer mode 0 1 : Event counter		RW
	TMOD1	operati		1 0 : Pulse period m pulse width me 1 1 : Must not be se	easurement mode	RW
	MR0			Function varies wit	h each operation	RW
	MR1			mode		R٨
	MR2					RV (Note
						(Note
	MR3					RC
	TCK0			Function varies wit	h each operation	R٧
	TOKA	Count	source select bit			
	TCK1 timer B4, timer		source select bit	mode		RV
ote 2: Timer B1, timer B2, t Timer Bi register (i =	timer B4, timer	B5.) Symbol TB0 TB1 TB2 TB3 TB4 TB5	Address 039116, 039016 039316, 039216 039516, 039416 01D116, 01D016 01D316, 01D216 01D516, 01D416	After reset Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate	RW
ote 2: Timer B1, timer B2, t Timer Bi register (i =	timer B4, timer	^{B5.}	l) Symbol TB0 TB1 TB2 TB3 TB4	Address 039116, 039016 039316, 039216 039516, 039416 01D116, 01D016 01D316, 01D216 01D516, 01D416	After reset Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate Setting range	RW
imer Bi register (i =	timer B4, timer	B5.) Symbol TB0 TB1 TB2 TB3 TB4 TB5	Address 039116, 039016 039316, 039216 039516, 039416 01D116, 01D016 01D316, 01D216 01D516, 01D416 ction urce by n + 1	After reset Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate	RW
lote 2: Timer B1, timer B2, t -imer Bi register (i =	timer B4, timer I = 0 to 5) (N Mode	B5.	l) Symbol TB0 TB1 TB2 TB3 TB4 TB5 Func Divide the count sou	Address 039116, 039016 039316, 039216 039516, 039416 01D116, 01D016 01D316, 01D216 01D516, 01D416 ction urce by n + 1	After reset Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate Setting range	
	timer B4, timer I = 0 to 5) (N Mode Timer mode Event counte	B5.	l) Symbol TB0 TB1 TB2 TB3 TB4 TB5 Func Divide the count so where n = set value Divide the count so	Address 039116, 039016 039316, 039216 039516, 039416 01D116, 01D016 01D316, 01D216 01D516, 01D416 2tion urce by n + 1 urce by n + 1 (Note 2)	After reset Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate Setting range 000016 to FFFF16	RW







In timer mode, the timer counts a count source generated internally. Table 1.13.6 lists specifications in timer mode. Figure 1.13.18 shows TBiMR register in timer mode.

Item	Specification					
Count source	f1, f2, f8, f32, fC32					
Count operation	Down-count					
	When the timer underflows, it reloads the reload register contents and					
	continues counting					
Divide ratio	1/(n+1) n: set value of TBiMR register 000016 to FFFF16					
Count start condition	Set TBiS bit (Note) to "1" (start counting)					
Count stop condition	Set TBiS bit to "0" (stop counting)					
Interrupt request generation timing	Timer underflow					
TBilN pin function	I/O port					
Read from timer	Count value can be read by reading TBi register					
Write to timer	When not counting and until the 1st count source is input after counting start					
	Value written to TBi register is written to both reload register and counter					
	When counting (after 1st count source input)					
	Value written to TBi register is written to only reload register					
	(Transferred to counter when reloaded next)					

Table 1.13.6 Specifications in Timer Mode

i = 0 to 5

Note : The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.

7 b6 b5 b4 b3 b2 b1 b0	TB0MŘ t	nbol Address o TB2MR 039B16 to 039E o TB5MR 01DB16 to 01D		
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode select bit	0 0 : Timer mode	RW
	TMOD1	Operation mode select bit	00. Timer mode	RW
	MR0	Has no effect in timer mode	9	RW
	MR1	Can be set to "0" or "1"		RW
		TB0MR, TB3MR registers Set to "0" in timer mode		RW
<u>.</u>	MR2	TB1MR, TB2MR, TB4MR, Nothing is assigned. When When read, its content is ir	write, set to "0".	
	MR3	When write in timer mode, When read in timer mode, i	set to "0". ts content is indeterminate.	RO
	TCK0	Count source select bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
	TCK1		1 0 : f32 1 1 : fC32	RW



2. Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Table 1.13.7 lists specifications in event counter mode. Figure 1.13.19 shows TBiMR register in event counter mode.

Item	Specification				
Count source	• External signals input to TBin pin (effective edge can be selected in program)				
	• Timer Bj overflow or underflow (j = i - 1, except j = 2 if i = 0, j = 5 if i = 3)				
Count operation	Down-count				
	When the timer underflows, it reloads the reload register contents and				
	continues counting				
Divide ratio	1/(n+1) n: set value of TBi register 000016 to FFFF16				
Count start condition	Set TBiS bit (Note) to "1" (start counting)				
Count stop condition	Set TBiS bit to "0" (stop counting)				
Interrupt request generation timing	Timer underflow				
TBin pin function	Count source input				
Read from timer	Count value can be read by reading TBi register				
Write to timer	 When not counting and until the 1st count source is input after counting start 				
	Value written to TBi register is written to both reload register and counter				
	 When counting (after 1st count source input) 				
	Value written to TBi register is written to only reload register				
	(Transferred to counter when reloaded next)				

Table 1.13.7 Specifications in Event Counter Mode

i = 0 to 5

Note: The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.




Figure 1.13.19 TBiMR Register in Event Counter Mode

3. Pulse Period and Pulse Width Measurement Mode

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal. Table 1.13.8 lists specifications in pulse period and pulse width measurement mode. Figure 1.13.20 shows TBiMR register in pulse period and pulse width measurement mode. Figure 1.13.21 shows the operation timing when measuring a pulse period. Figure 1.13.22 shows the operation timing when measuring a pulse period.

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	• Up-count
	• Counter value is transferred to reload register at an effective edge of
	measurement pulse. The counter value is set to "000016" to continue counting.
Count start condition	Set TBiS bit (Note 1) to "1" (start counting)
Count stop condition	Set TBiS bit to "0" (stop counting)
Interrupt request generation timing	When an effective edge of measurement pulse is input (Note 2)
	• Timer overflow. When an overflow occurs, the MR3 bit of TBiMR register is
	set to "1" (overflow) simultaneously. The MR3 bit is set to "0" (no overflow) by
	writing to TBiMR register at the next count timing or later after the MR3 bit
	was set to "1". At this time, make sure TBiS bit is set to "1" (start counting).
TBin pin function	Measurement pulse input
Read from timer	Contents of the reload register (measurement result) can be read by reading
	TBi register (Note 3)
Write to timer	Value written to TBi register is written to neither reload register nor counter

Table 1.13.8	Specifications in	Pulse Period	and Pulse Width	Measurement Mode
--------------	-------------------	---------------------	-----------------	------------------

i = 0 to 5

Note 1: The TBOS to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.

Note 2: Interrupt request is not generated when the first effective edge is input after the timer started counting.

Note 3: Value read from TBi register is indeterminate until the second valid edge is input after the timer starts counting.

Timer Bi mode register (i = 0 to 5) b6 b5 b4 b3 b2 b1 b0 Symbol Address After reset b7 TB0MR to TB2MR 039B16 to 039D16 00XX00002 1 0 TB3MR to TB5MR 01DB16 to 01DD16 00XX00002 Bit symbol Bit name Function RW TMOD0 RW Operation mode 1 0 : Pulse period / pulse width select bit measurement mode TMOD1 RW h3 h2 0 0 : Pulse period measurement (Measurement between a falling edge and the MR0 RW next falling edge of measured pulse) : Pulse period measurement 01 Measurement mode (Measurement between a rising edge and the next select bit rising edge of measured pulse) 10: Pulse width measurement (Measurement between a falling edge and the MR1 RW next rising edge of measured pulse and between a rising edge and the next falling edge) 1 1 : Must not be set. TB0MR and TB3MR registers RW Set to "0" in pulse period and pulse width measurement mode MR2 TB1MR, TB2MR, TB4MR, TB5MR registers Nothing is assigned. When write, set to "0". When read, its content is indeterminate. MR3 Timer Bi overflow 0 : Timer did not overflow RO flag (Note) 1 : Timer has overflown b7 b6 TCK0 RW 0 0 : f1 or f2 Count source 01:f8 select bit 10:f32 TCK1 RW 1 1 : fC32 Note: This flag is indeterminate after reset. When the TBiS bit = 1 (start counting), the MR3 bit is set to "0" (no overflow) by writing to the TBIMR register at the next count timing or later after the MR3 bit was set to "1" (overflow). The MR3 bit cannot be set to "1" in a program. The TB0S to TB2S bits are assigned to the TABSR register's bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register's bit 5 to bit 7.

Figure 1.13.20 TBiMR Register in Pulse Period and Pulse Width Measurement Mode

M16C/6N4 Group




Figure 1.13.21 Operation Timing When Measuring Pulse Period




Figure 1.13.22 Operation Timing When Measuring Pulse Width

Three-phase Motor Control Timer Function

Timers A1, A2, A4 and B2 can be used to output three-phase motor drive waveforms. Table 1.14.1 lists the specifications of the three-phase motor control timer function. Figure 1.14.1 shows the block diagram for three-phase motor control timer function. Also, the related registers are shown on Figures 1.14.2 to 1.14.8.

Item	Specification
Three-phase waveform output pin	Six pins (U, \overline{U} , V, \overline{V} , W, \overline{W})
Forced cutoff input (Note)	Input "L" to NMI pin
Used Timers	Timer A4, A1, A2 (used in the one-shot timer mode)
	Timer A4: U- and U-phase waveform control
	• Timer A1: V- and V-phase waveform control
	 Timer A2: W- and W-phase waveform control
	Timer B2 (used in the timer mode)
	Carrier wave cycle control
	Dead time timer (3 eight-bit timer and shared reload register)
	Dead time control
Output waveform	Triangular wave modulation, Sawtooth wave modification
	Enable to output "H" or "L" for one cycle
	• Enable to set positive-phase level and negative-phase level respectively
Carrier wave cycle	Triangular wave modulation: count source \times (m+1) \times 2
	Sawtooth wave modulation: count source \times (m+1)
	m: Setting value of TB2 register, 0 to 65535
	Count source: f1, f2, f8, f32, fc32
Three-phase PWM output width	Triangular wave modulation: count source \times n \times 2
	Sawtooth wave modulation: count source $ imes$ n
	n: Setting value of TA4, TA1 and TA2 registers (of TA4, TA41, TA1,
	TA11, TA2 and TA21 registers when setting the INV11 bit to
	"1"), 1 to 65535
	Count source: f1, f2, f8, f32, fc32
Dead time	Count source \times p, or no dead time
	p: Setting value of DTT register, 1 to 255
	Count source: f1, f2, f1 divided by 2, f2 divided by 2
Active level	Enable to select "H" or "L"
Positive and negative-phase concurrent	Positive and negative-phases concurrent active disable function
active disable function	Positive and negative-phases concurrent active detect function
Interrupt frequency	For Timer B2 interrupt, select a carrier wave cycle-to-cycle basis
	through 15 times carrier wave cycle-to-cycle basis

Table 1.14.1 Three-phase Motor Control Timer Function Specifications	Table 1.14.1	Three-phase Motor Control Timer Function Specifications
--	--------------	---

Note: Forced cutoff with NMI input is effective when the IVPCR1 bit of TB2SC register is set to "1" (threephase output forcible cutoff by NMI input enabled). If an "L" signal is applied to the NMI pin when the IVPCR1 bit is "1", the related pins go to a high-impedance state regardless of which functions of those pins are being used.

Related pins: • P7₂/CLK₂/TA1out/V

- $P7_3/\overline{CTS_2}/\overline{RTS_2}/TA_{1N}/\overline{V}$
- P74/TA2out/W
- P75/TA2IN/W
- P80/TA40UT/U
- $P8_1/TA4_{IN}/\overline{U}$




Figure 1.14.1 Three-phase Motor Control Timer Function Block Diagram

M16C/6N4 Group

b6 b5 b4 b3 b2 b1 b0] Symbol INVC0	Address 01C816	After reset 0016	
	Bit symbol	Bit name	Description	RW
	INV00	Effective interrupt output polarity select bit (Note 2)	 0: ICTB2 counter incremented by 1 at odd-numbered occurrences of a timer B2 underflow 1: ICTB2 counter incremented by 1 at even-numbered occurrences of a timer B2 underflow 	RW
	INV01	Effective interrupt output specification bit (Notes 2, 3)	0: ICTB2 counter incremented by 1 at a timer B2 underflow 1: Selected by INV00 bit	RW
	INV02	Mode select bit (Note 4)	0: Three-phase motor control timer function unused (Note 5) 1: Three-phase motor control timer function	RW
	INV03	Output control bit (Note 6)	0: Three-phase motor control timer output disabled (Note 5) 1: Three-phase motor control timer output enabled	RW
	INV04	Positive and negative phases concurrent output disable bit	0: Simultaneous active output enabled 1: Simultaneous active output disabled	RW
	INV05	Positive and negative phases concurrent output detect flag	0: Not detected yet 1: Already detected (Note 7)	RW
	INV06	Modulation mode select bit (Note 8)	0: Triangular wave modulation mode 1: Sawtooth wave modulation mode (Note 9)	RW
	INV07	Software trigger select bit	Setting this bit to "1" generates a transfer trigger. If the INV06 bit is "1", a trigger for the dead time timer is also generated. The value of this bit when read is "0".	RW

Note 2: Effective when the INV11 bit is "1" (three-phase mode 1). If INV11 is "0" (three-phase mode 0), the ICTB2 counter is incremented by "1" each time the timer B2 underflows, regardless of whether the INV00 and INV01 bits are set.

Note 3: If this bit needs to be set to "1", set any value in the ICTB2 register before writing to it.

Note 4: Setting the INV02 bit to "1" activates the dead time timer, U/V/W-phase output control circuits and ICTB2 counter.

Note 5: All of the U, U, V, V, W and W pins are placed in the high-impedance state by setting the INV02 bit to 1 (three-phase motor control timer function) and setting the INV03 bit to "0" (three-phase motor control timer output disable).

Note 6: The INV03 bit is set to "0" in the following cases:

When reset

· When positive and negative go active simultaneously while INV04 bit is "1"

• When set to "0" in a program

• When input on the NMI pin changes state from "H" to "L" (The INV03 bit cannot be set to "1" when NMI input is "L".) Note 7: Can only be set by writing "0" in a program, and cannot be set to "1".

Note 8: The effects of the INV06 bit are described in the table below.

Item	INV06 = 0	INV06 = 1
Mode	Triangular wave modulation mode	Sawtooth wave modulation mode
Timing at which transferred from IDB0 to IDB1 registers to three-phase output shift register	Transferred only once synchronously with the transfer trigger after writing to the IDB0 to IDB1 registers	Transferred every transfer trigger
Timing at which dead time timer trigger is generated when INV16 bit is "0"	Synchronous with the falling edge of timer A1, A2, or A4 one-shot pulse	Synchronous with the transfer trigger and the falling edge of timer A1, A2, or A4 one-shot pulse
INV13 bit	Effective when INV11 is "1" and INV06 is "0"	Has no effect

Transfer trigger: Timer B2 underflow, write to the INV07 bit or write to the TB2 register when INV10 is "1"

Note 9: If the INV06 bit is "1", set the INV11 bit to "0" (three-phase mode 0) and set the PWCON bit to "0" (timer B2 reloaded by a timer B2 underflow).

Figure 1.14.2 INVC0 Register

7 b6 b5 b4 b3 b2 b1 b0	Symbo		After reset 0016		
	Bit symbo	I Bit name		Description	RW
	INV10	Timer A1, A2, A4 start trigger signal select bit		32 underflow 32 underflow and write to the gister	RW
	· INV11	Timer A1-1, A2-1, A4-1 control bit (Note 2)		phase mode 0 phase mode 1 (Note 3)	RW
	· INV12	Dead time timer count source select bit	0 : f1 or f2 1 : f1 divid	ed by 2 or f2 divided by 2	RW
	. INV13	Carrier wave detect flag (Note 4)	(TA11, T 1: Timer A	output at even-numbered occurrences A21, TA41 register value counted) output at odd-numbered occurrences A2, TA4 register value counted)	RO
	INV14	Output polarity control bit		waveform "L" active waveform "H" active	RW
	INV15	Dead time invalid bit		me timer enabled me timer disabled	RW
	- INV16	Dead time timer trigger select bit	one-sho 1: Rising e	edge of timer A4, A1 or A2 ot pulse (Note 5) edge of three-phase output shift (U, V or W phase) output	RW
	(b7)	Reserved bit	Set to "0"		RW
only be rewritten wh	nen timers A1,	he PRC1 bit of PRCR register A2, A4 and B2 are idle. escribed in the table below.	to "1" (write	enable). Note also that this regist	er ca
Item		INV11 = 0		INV11 = 1	
Mode		Three-phase mode 0		Three-phase mode 1	
TA11, TA21, TA4	1 registers	Not used		Used	
INV00 bit, INV01	bit	Has no effect. ICTB2 counted timer B2 underflows regardles whether the INV00 to INV01 b	ss of	Effect	
INV13 bit		Has no effect		Effective when INV11 bit is "1" a INV06 bit is "0"	and
bit is "0", set the PV ote 4: The INV13 bit is eff (three-phase mode	VCON bit to "0 ective only wh 1). g conditions h shift register c	" (timer B2 reloaded by a timer en the INV06 bit is "0" (triangul old true, set the INV16 bit to " output).	B2 underflo ar wave mo	nree-phase mode 0). Also, if the I ow). dulation mode) and the INV11 bit ne timer triggered by the rising e	t is "1

Figure 1.14.3 INVC1 Register

falling edge of one-shot timer pulse).

17 b6 b5 b4 b3 b2 b1 b0	Symbol IDB0 IDB1	Address 01CA16 01CB16	After reset 0016 0016	
	Bit Symbol	Bit name	Function	RW
· · · · · · · ·	DUi	U phase output buffer i	Write the output level	RW
	DUBi	U phase output buffer i	0: Active level 1: Inactive level	RW
	DVi	V phase output buffer i	When read, these bits show the	RW
	DVBi	\overline{V} phase output buffer i	three-phase output shift register value.	RW
	DWi	W phase output buffer i		RW
	DWBi	W phase output buffer i		RW
The value written to th next value written to th	e IDB0 registe ne IDB1 registe	er after a transfer trigger ge		ase, and t
The value written to th	gister values a le IDB0 registe le IDB1 registe phase.	When read, its content is the transferred to the three- er after a transfer trigger ge	"0". phase output shift register by a trans nerates the output signal of each ph	ase, and tl
The value written to th next value written to th output signal of each p read time timer (Note	gister values a le IDB0 registe le IDB1 registe phase. es 1, 2) Symbol	When read, its content is are transferred to the three- er after a transfer trigger ge er at the falling edge of the Address	"0". phase output shift register by a trans enerates the output signal of each ph timer A1, A2 or A4 one-shot pulse re After reset	ase, and tl

Figure 1.14.4 IDB0 Register, IDB1 Register and DTT Register




Figure 1.14.5 TA1, TA2, TA4, TA11, TA21 and TA41 Registers, and TB2 Register




Figure 1.14.6 ICTB2 Register and TB2SC Register

M16C/6N4 Group

	b2 b1 b0	Symbol TRGSR	Address A 038316	After reset 0016	
		Bit symbol	Bit name	Function	RV
		TA1TGL	Timer A1 event/trigger	To use the V-phase output control circuit, set these bits to "012" (TB2	RV
		TA1TGH	select bit	underflow).	RV
		TA2TGL	Timer A2 event/trigger	To use the W-phase output control circuit, set these bits to "012" (TB2	RV
		TA2TGH	select bit	underflow).	R۱
		TA3TGL	Timer A3 event/trigger	b5 b4 0 0 : Input on TA3IN is selected (Note) 0 1 : TB2 is selected	RV
Į		TA3TGH	select bit	1 0 : TA2 is selected 1 1 : TA4 is selected	RV
		TA4TGL	Timer A4 event/trigger	To use the U-phase output control circuit, set these bits to "01 ₂ " (TB2	R١
		TA4TGH	select bit	underflow).	RV
e: Set the corr	responding p	ort direction bi	t to "0" (input mode).		
unt start fla	ag	Symbol TABSR	t to "0" (input mode). Address 038016	After reset 0016	
ınt start fla	ag	Symbol	Address		R
nt start fla	ag	Symbol TABSR	Address 038016	0016	-
nt start fla	ag	Symbol TABSR Bit symbol	Address 038016 Bit name	0016 Function	R۱
int start fla	ag	Symbol TABSR Bit symbol TA0S	Address 038016 Bit name Timer A0 count start flag	0016 Function 0 : Stops counting	R\ R\
ınt start fla	ag	Symbol TABSR Bit symbol TA0S TA1S	Address 038016 Bit name Timer A0 count start flag Timer A1 count start flag	0016 Function 0 : Stops counting 1 : Starts counting	R\ R\ R\
int start fla	ag	Symbol TABSR Bit symbol TA0S TA1S TA2S	Address 038016 Bit name Timer A0 count start flag Timer A1 count start flag Timer A2 count start flag	0016 Function 0 : Stops counting 1 : Starts counting	R\ R\ R\
unt start fla	ag	Symbol TABSR Bit symbol TA0S TA1S TA2S TA2S TA3S	Address 038016 Bit name Timer A0 count start flag Timer A1 count start flag Timer A2 count start flag Timer A3 count start flag	0016 Function 0 : Stops counting 1 : Starts counting	RV RV RV RV RV
e: Set the corr	ag	Symbol TABSR Bit symbol TA0S TA1S TA2S TA2S TA3S TA4S	Address 038016 Bit name Timer A0 count start flag Timer A1 count start flag Timer A2 count start flag Timer A3 count start flag Timer A4 count start flag	0016 Function 0 : Stops counting 1 : Starts counting	RV RV RV RV

Figure 1.14.7 TRGSR Register and TRBSR Register

b7 b6 b5 b4 b3 b2 b1 b0 0 1 0 1 0 1 0	er (i = 1, 2, Symbol TA1MF TA2MF TA4MF	Address 039716 039816	After reset 0016 0016 0016	
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode	Set to "102" (one-shot timer mode) for	RW
	TMOD1	select bit	the three-phase motor control timer function	RW
	MR0	Pulse output function select bit	Set to "0" for the three-phase motor control timer function	RW
	MR1	External trigger select bit	Has no effect for the three-phase motor control timer function	RW
	MR2	Trigger select bit	Set to "1" (selected by TRGSR register) for the three-phase motor control timer function	RW
	MR3	Set to "0" for the three-pha	ase motor control timer function	RW
	TCK0	Count source select bit	b7 b6 0 0 : f1 or f2 0 1 : f8	RW
	TCK1		1 0 : f32 1 1 : fC32	RW
imor DO modo racial				
Ũ	Symbo TB2MF	R 039D16	After reset 00XX00002	DW
7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2MF Bit symbol		00XX00002 Function	
7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2MF Bit symbol TMOD0	R 039D16	00XX00002 Function Set to "002" (timer mode) for the three-phase	RW
7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2MF Bit symbol TMOD0 TMOD1	R 039D16 Bit name Operation mode select bit	00XX00002 Function Set to "002" (timer mode) for the three-phase motor control timer function	RW
7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2MF Bit symbol TMOD0 TMOD1 MR0	R 039D16 Bit name Operation mode select bit Has no effect for the three	00XX00002 Function Set to "002" (timer mode) for the three-phase motor control timer function -phase motor control timer function .	RW RW RW
7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2MF Bit symbol TMOD0 TMOD1 MR0 MR1	R 039D16 Bit name Operation mode select bit Has no effect for the three When write, set to "0". Wh	00XX00002 Function Set to "002" (timer mode) for the three-phase motor control timer function -phase motor control timer function . en read, its content is indeterminate .	RW RW RW
7 b6 b5 b4 b3 b2 b1 b0	Symbo TB2MF Bit symbol TMOD0 TMOD1 MR0	R 039D16 Bit name Operation mode select bit Has no effect for the three When write, set to "0". Wh Set to "0" for the three-pha	00XX00002 Function Set to "002" (timer mode) for the three-phase motor control timer function -phase motor control timer function . en read, its content is indeterminate . ase motor control timer function	RW RW RW
07 b6 b5 b4 b3 b2 b1 b0	Symbo TB2MF Bit symbol TMOD0 TMOD1 MR0 MR1	R 039D16 Bit name Operation mode select bit Has no effect for the three When write, set to "0". Wh Set to "0" for the three-pha	00XX00002 Function Set to "002" (timer mode) for the three-phase motor control timer function -phase motor control timer function . en read, its content is indeterminate . ase motor control timer function mase motor control timer function, write "0". ndeterminate.	RW RW RW RW RW
	Symbo TB2MF Bit symbol TMOD0 TMOD1 MR0 MR1 MR2	R 039D16 Bit name Operation mode select bit Has no effect for the three When write, set to "0". Wh Set to "0" for the three-pha When write in the three-pha	00XX00002 Function Set to "002" (timer mode) for the three-phase motor control timer function -phase motor control timer function . en read, its content is indeterminate . ase motor control timer function mase motor control timer function, write "0".	RW RW RW RW

Figure 1.14.8 TA1MR, TA2MR and TA4MR Registers, and TB2MR Register

The three-phase motor control timer function is enabled by setting the INV02 bit of INVC0 register to "1". When this function is selected, timer B2 is used to control the carrier wave, and timers A4, A1 and A2 are used to control three-phase PWM outputs (U, \overline{U} , V, \overline{V} , W and \overline{W}). The dead time is controlled by a dedicated dead-time timer. Figure 1.14.9 shows the example of triangular modulation waveform and Figure 1.14.10 shows the example of sawtooth modulation waveform.




Figure 1.14.9 Triangular Wave Modulation Operation




Figure 1.14.10 Sawtooth Wave Modulation Operation

Serial I/O

Serial I/O is configured with four channels: UART0 to UART2 and SI/O3.

UARTi (i = 0 to 2)

Each UARTi has an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 1.15.1 shows the block diagram of UARTi. Figures 1.15.2 shows the block diagram of the UARTi transmit/receive.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I²C mode)
- Special mode 2
- Special mode 3 (Bus collision detection function, IE mode) : UART0, UART1
- Special mode 4 (SIM mode) : UART2

Figures 1.15.3 to 1.15.8 show the UARTi-related registers. Refer to tables listing each mode for register setting.

M16C/6N4 Group




Figure 1.15.1 UARTi Block Diagram




Figure 1.15.2 UARTi Transmit/Receive Unit


	e to this register.	g is assigned. When write, se read, their contents are indet UORB 03A716-0 U1RB 03AF16-0 U2RB 01FF16-0 Bit name	erminate. ess After reset 3A616 Indeterminate 3AE16 Indeterminate		RW WC
UARTi receive buffer regis	bi Bit symbol (b7-b0)	g is assigned. When write, se read, their contents are indet UORB 03A716-0 U1RB 03AF16-0 U2RB 01FF16-0 Bit name	erminate. ess After reset 3A616 Indeterminate 3AE16 Indeterminate 1FE16 Indeterminate Function	on	
UARTi receive buffer regis	When to this register. Ster (i = 0 to 2) Bit symbol (b7-b0)	Symbol Addre U0RB 03A716-0 U1RB 03AF16-0 U2RB 01FF16-0 Bit name	erminate. ess After reset 3A616 Indeterminate 3AE16 Indeterminate 1FE16 Indeterminate Function	 on	RV
UARTi receive buffer regis	ster (i = 0 to 2)	Ú0RB 03A716-0 U1RB 03AF16-0 U2RB 01FF16-0 Bit name	3A616 Indeterminate 3AE16 Indeterminate 1FE16 Indeterminate Function	 on	R
Note 2: When the UiMR register's PER, FER and OER bits a	symbol (b7-b0)			on	R
Note 2: When the UiMR register's PER, FER and OER bits a			Beceive data (D ₇ to D ₀)		
Note 2: When the UiMR register's PER, FER and OER bits a	(b8)				R
Note 2: When the UiMR register's PER, FER and OER bits a	—		Receive data (D ₈)		R
Note 2: When the UiMR register's PER, FER and OER bits a	(b10-b9)	Nothing is assigned When When read, their contents			-
Note 2: When the UiMR register's PER, FER and OER bits a	АВТ	Arbitration lost detecting flag (Note 1)	0 : Not detected 1 : Detected		R
Note 2: When the UiMR register's PER, FER and OER bits a	OER	Overrun error flag (Note 2)	0 : No overrun error 1 : Overrun error found		R
Note 2: When the UiMR register's PER, FER and OER bits a	FER	Framing error flag (Note 2)	0 : No framing error 1 : Framing error found		R
Note 2: When the UiMR register's PER, FER and OER bits a	PER	Parity error flag (Note 2)	0 : No parity error 1 : Parity error found		R
Note 2: When the UiMR register's PER, FER and OER bits a	SUM	Error sum flag (Note 2)	0 : No error 1 : Error found		R
UARTi bit rate generator (<u> ⁵⁷ </u>	s SMD2 to SMD0 bits = are set to "0" (no error) bits are set to "0" by reac	0002 (serial I/O disabled) or . The SUM bit is set to "0" (n ding the lower byte of the UiR	the UiC1 register's RE bit = 0 (re o error) when all of the PER, FEF B register. ess After reset In6 Indeterminate In6 Indeterminate		
		Function		Setting range	R
	Assum by n +	ing that set value = n, UiBRG 1	i divides the count source	0016 to FF16	W

Figure 1.15.3 U0TB to U2TB Registers, U0RB to U2RB Registers, and U0BRG to U2BRG Registers


Serial I/O

b6 b5 b4 b3 b2 b1 b0] U0	Symbol Add MR to U2MR 03A016, 03A		
	Bit symbol	Bit name	Function	RV
	SMD0	Serial I/O mode select bit (Note 1)	0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode	RV
	SMD1		0 1 0 : I ² C mode (Note 2) 1 0 0 : UART mode transfer data 7-bit long 1 0 1 : UART mode transfer data 8-bit long	RV
	SMD2		1 1 0 : UART mode transfer data 9-bit long Must not be set except above	RV
	CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock (Note 3)	RV
·····	STPS	Stop bit length select bit	0 : One stop bit 1 : Two stop bits	RV
	PRY	Odd/even parity select bit	Effective when PRYE = 1 0 : Odd parity 1 : Even parity	RV
l	PRYE	Parity enable bit	0 : Parity disabled 1 : Parity enabled	RV
	IOPOL	TxD, RxD I/O polarity reverse bit	0 : No reverse 1 : Reverse	RV
Note 3: Set the correspond	ding port o ve cont	Irrection bit for SCL and SD lirection bit for each CLKi p rol register 0 ($i = 0$ tc Symbol Addu C0 to U2C0 03A416, 03A	o 2) ress After reset	-
Note 3: Set the correspond ARTi transmit/recei	ding port o ve cont	lirection bit for each CLKi p rol register 0 ($i = 0$ to Symbol Addu	in to "0" (input mode). () 2) ress After reset	
Note 3: Set the correspond ARTi transmit/recei	ding port o ve cont	lirection bit for each CLKi p rol register 0 ($i = 0$ to Symbol Addu	in to "0" (input mode). () 2) ress After reset	RV
Note 3: Set the correspond ARTi transmit/recei	ding port c ve cont] U0 Bit	lirection bit for each CLKi p rol register 0 (i = 0 to Symbol Addu C0 to U2C0 03A416, 03A	in to "0" (input mode). (0 2) ress After reset C16, 01FC16 000010002 Function ^{b1 b0} 0 0 : f1sio or f2sio is selected	RV
Note 3: Set the correspond ARTi transmit/recei	ding port c ve cont U0 Bit symbol	lirection bit for each CLKi p rol register 0 (i = 0 to Symbol Addu C0 to U2C0 03A416, 03A Bit name	in to "0" (input mode). () 2) ress After reset C16, 01FC16 000010002 Function	
Note 3: Set the correspond ARTi transmit/recei	ding port c ve cont U0 Bit symbol CLK0	lirection bit for each CLKi p rol register 0 (i = 0 to Symbol Addu C0 to U2C0 03A416, 03A Bit name BRG count source	in to "0" (input mode). (a) 2) ress After reset C16, 01FC16 000010002 Function 0 0 : f1SIO or f2SIO is selected 0 1 : faSIO is selected 1 0 : f32SIO is selected	RV
Note 3: Set the correspond ARTi transmit/recei	ding port c ve cont U0 Bit symbol CLK0 CLK1	lirection bit for each CLKi p rol register 0 (i = 0 to Symbol Addu C0 to U2C0 03A416, 03A Bit name BRG count source select bit CTS/RTS function select bit	in to "0" (input mode). (a) 2) ress After reset C16, 01FC16 000010002 Function b1b0 0 0: f1SIO or f2SIO is selected 0 1: f8SIO is selected 1 0: f32SIO is selected 1 1: Must not be set Effective when CRD = 0 0 : CTS function is selected (Note 2)	RV
Note 3: Set the correspond ARTi transmit/recei	ding port c ve cont U0 Bit Symbol CLK0 CLK1 CRS	lirection bit for each CLKi p rol register 0 (i = 0 tc Symbol Addu C0 to U2C0 03A416, 03A Bit name BRG count source select bit CTS/RTS function select bit (Note 1) Transmit register empty	in to "0" (input mode). (input mode	RV RV RV
Note 3: Set the correspond ARTi transmit/recei	ding port c ve cont U0 Bit symbol CLK0 CLK1 CRS TXEPT	lirection bit for each CLKi p rol register 0 (i = 0 to Symbol Addi C0 to U2C0 03A416, 03A Bit name BRG count source select bit CTS/RTS function select bit (Note 1) Transmit register empty flag	in to "0" (input mode). (input mode	RV RV RV
Note 3: Set the correspond ARTi transmit/recei	ding port c ve cont U0 Bit symbol CLK0 CLK1 CRS TXEPT CRD	lirection bit for each CLKi p rol register 0 (i = 0 to Symbol Addu C0 to U2C0 03A416, 03A Bit name BRG count source select bit CTS/RTS function select bit (Note 1) Transmit register empty flag CTS/RTS disable bit Data output select bit	in to "0" (input mode). (input mode	


Figure 1.15.4 U0MR to U2MR Registers and U0C0 to U2C0 Registers














7 b6 b5 b4 b3 b2 b1 b0			dress After reset F016, 01F416 0016	
	Bit symbol	Bit name	Function	RW
	STAREQ	Start condition generate bit (Note)	0 : Clear 1 : Start	RW
·	RSTAREQ	Restart condition generate bit (Note)	0 : Clear 1 : Start	RW
	STPREQ	Stop condition generate bit (Note)	0 : Clear 1 : Start	RW
	STSPSEL	SCL,SDA output select bit	0 : Start and stop conditions not output 1 : Start and stop conditions output	RW
	ACKD	ACK data bit	0 : ACK 1 : NACK	RW
·	ACKC	ACK data output enable bit	0 : Serial I/O data output 1 : ACK data output	RW
l	SCLHI	SCL output stop enable bit	0 : Disabled 1 : Enabled	RW
	SWC9	SCL wait bit 3	0 : SCL "L" hold disabled 1 : SCL "L" hold enabled	RW



Clock Synchronous Serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 1.15.1 lists the specifications of the clock synchronous serial I/O mode. Table 1.15.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

ltem	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• UiMR register's CKDIR bit = 0 (internal clock) : fj/ 2(n+1)
	fj = f1sio, f2sio, f8sio, f32sio. n: Setting value of UiBRG register 0016 to FF16
	• CKDIR bit = 1 (external clock): Input from CLKi pin
Transmission, reception control	Selectable from CTS function, RTS function or CTS/RTS function disabled
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)
	The TE bit of UiC1 register = 1 (transmission enabled)
	- The TI bit of UiC1 register = 0 (data present in UiTB register)
	- If \overline{CTS} function is selected, input on the \overline{CTS} i pin = L
Reception start condition	Before reception can start, the following requirements must be met (Note 1)
	- The RE bit of UiC1 register = 1 (reception enabled)
	- The TE bit of UiC1 register = 1 (transmission enabled)
	- The TI bit of UiC1 register = 0 (data present in the UiTB register)
Interrupt request	For transmission, one of the following conditions can be selected
generation timing	- The UiIRS bit (Note 2) = 0 (transmit buffer empty): when transferring data from the
gonoration timing	UITB register to the UARTi transmit register (at start of transmission)
	- The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from
	the UARTi transmit register
	For reception
	When transferring data from the UARTi receive register to the UiRB register (at
	completion of reception)
Error detection	Overrun error (Note 3)
	This error occurs if the serial I/O started receiving the next data before reading the
	UiRB register and received the 7th bit of the next data
Select function	CLK polarity selection
	Transfer data input/output can be selected to occur synchronously with the rising or
	the falling edge of the transfer clock
	LSB first, MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	Continuous receive mode selection
	Reception is enabled immediately by reading the UiRB register
	Switching serial data logic
	This function reverses the logic value of the transmit/receive data
	Transfer clock output from multiple pins selection (UART1)
	The output pin can be selected in a program from two UART1 transfer clock pins that
	have been set
	Separate CTS/RTS pins (UART0)
	$\overline{\text{CTS}_0}$ and $\overline{\text{RTS}_0}$ are input/output from separate pins

Table 1.15.1 Clock Synchronous	Serial I/O Mode Specifications
--------------------------------	--------------------------------

i = 0 to 2

Note 1: When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the rising edge and the receive data taken in at the state of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

Note 2: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4. Note 3: If an overrun error occurs, the value of UIRB register will be indeterminate. The IR bit of SiRIC register does not change.

Table 1.15.2 Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode

Register	Bit	Function
UiTB (Note 1)	0 to 7	Set transmission data
UiRB (Note 1)	0 to 7	Reception data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set a transfer rate
UiMR (Note 1)	SMD2 to SMD0	Set to "0012"
	CKDIR	Select the internal clock or external clock
	IOPOL	Set to "0"
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register
	CRS	Select CTS or RTS to use
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the CTS or RTS function
	NCH	Select TxDi pin output mode
	CKPOL	Select the transfer clock polarity
	UFORM	Select the LSB first or MSB first
UiC1	TE	Set this bit to "1" to enable transmission/reception
	ТІ	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (Note 2)	Select the source of UART2 transmit interrupt
	U2RRM (Note 2)	Set this bit to "1" to use continuous receive mode
	UiLCH	Set this bit to "1" to use inverted data logic
	UiERE	Set to "0"
UiSMR	0 to 7	Set to "0"
UiSMR2	0 to 7	Set to "0"
UiSMR3	0 to 2	Set to "0"
	NODC	Select clock output mode
	4 to 7	Set to "0"
UiSMR4	0 to 7	Set to "0"
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set this bit to "1" to use continuous receive mode
	CLKMD0	Select the transfer clock output pin when CLKMD1 = 1
	CLKMD1	Set this bit to "1" to output UART1 transfer clock from two pins
	RCSP	Set this bit to "1" to accept as input the UART0 CTS0 signal from the P64 pin
	7	Set to "0"

i = 0 to 2

Note 1: Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.

Note 2: Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Table 1.15.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Table 1.15.3 shows pin functions for the case where the multiple transfer clock output pin select function is deselected. Table 1.15.4 lists the P6₄ pin functions during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxD_i pin outputs an "H". (If the N channel open-drain output is selected, this pin is in a high-impedance state.) Figure 1.15.9 shows the transmit/receive timings during clock synchronous serial I/O mode.

Table 1.15.3 Pin Functions	(When Not Select Multiple Transfer Clock Output I	Pin Function)

Pin name	Function	Method of selection
TxDi	Serial data output	(Outputs dummy data when performing reception only)
(P63, P67, P70)		
RxDi	Serial data input	PD6 register's PD6_2 bit = 0, PD6_6 bit = 0
(P62, P66, P71)		PD7 register's PD7_1 bit = 0
		(Can be used as an input port when performing transmission only)
CLKi	Transfer clock output	UiMR register's CKDIR bit = 0
(P61, P65, P72)	Transfer clock input	UiMR register's CKDIR bit = 1
		PD6 register's PD6_1 bit = 0, PD6_5 bit = 0
		PD7 register's PD7_2 bit = 0
CTSi/RTSi	CTS input	UiC0 register's CRD bit = 0
(P60, P64, P73)		UiC0 register's CRS bit = 0
		PD6 register's PD6_0 bit = 0, PD6_4 bit = 0
		PD7 register's PD7_3 bit = 0
	RTS output	UiC0 register's CRD bit = 0
		UiC0 register's CRS bit = 1
	I/O port	UiC0 register's CRD bit = 1

Table 1.15.4 P64 Pin Functions

	Bit set value					
Pin function	U1C0 register		UCON register			PD6 register
	CRD	CRS	RCSP	CLKMD1	CLKMD0	PD6_4
P64	1	-	0	0	-	Input: 0, Output: 1
CTS ₁	0	0	0	0	-	0
RTS ₁	0	1	0	0	-	-
CTS ₀ (Note 1)	0	0	1	0	-	0
CLKS1	-	-	-	1 (Note 2)	1	-

Note 1: In addition to this, set the U0C0 register's CRD bit to "0" (CTS₀/RTS₀ enabled) and the U0C0 register's CRS bit to "1" (RTS₀ selected).

Note 2: When the CLKMD1 bit = 1 and the CLKMD0 bit = 0, the following logic levels are output:

• High if the U1C0 register's CLKPOL bit = 0

• Low if the U1C0 register's CLKPOL bit = 1




Figure 1.15.9 Transmit and Receive Operation

(a) CLK Polarity Select Function

Use the UiC0 register (i = 0 to 2)'s CKPOL bit to select the transfer clock polarity. Figure 1.15.10 shows the polarity of the transfer clock.

	(1) When the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock)
	CLKi (Note 1)
	TxDi D0 D1 D2 D3 D4 D5 D6 D7
	RXDi $D0$ $D1$ $D2$ $D3$ $D4$ $D5$ $D6$ $D7$
	(2) When the UiC0 register's CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock)
	CLKi (Note 2)
	TXDi D0 D1 D2 D3 D4 D5 D6 D7
	RXDi $D0$ $D1$ $D2$ $D3$ $D4$ $D5$ $D6$ $D7$
	i = 0 to 2
	* This applies to the case where the UiC0 register's UFORM bit = 0 (LSB first) and UiC1 register's UiLCH bit = 0 (no reverse).
	Note 1: When not transferring, the CLKi pin outputs a high signal. Note 2: When not transferring, the CLKi pin outputs a low signal.
1	

Figure 1.15.10 Transfer Clock Polarity

(b) LSB First/MSB First Select Function

Use the UiC0 register (i = 0 to 2)'s UFORM bit to select the transfer format. Figure 1.15.11 shows the transfer format.

(1) When UiC0 register's UFORM bit = 0 (LSB first)
TXDi D0 D1 D2 D3 D4 D5 D6 D7
D0 D1 D2 D3 D4 D5 D6 D7
(2) When UiC0 register's UFORM bit = 1 (MSB first)
СЬКі
TxDi D7 D6 D5 D4 D3 D2 D1 D0
RXDi D7 \ D6 \ D5 \ D4 \ D3 \ D2 \ D1 \ D0
i = 0 to 2
* This applies to the case where the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock) and the UiC1 register's UiLCH bit = 0 (no reverse).

Figure 1.15.11 Transfer Format

(c) Continuous Receive Mode

When the UiRRM bit (i = 0 to 2) = 1 (continuous receive mode), the UiC1 register's TI bit is set to "0" (data present in UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit = 1, do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are the UCON register bit 2 and bit 3, respectively, and the U2RRM bit is the U2C1 register bit 5.

(d) Serial Data Logic Switching Function

When the UiC1 register (i = 0 to 2)'s UiLCH bit = 1 (reverse), the data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 1.15.12 shows serial data logic.

(1) When the L	JiC1 register's UiLCH bit = 0 (no reverse)
Transfer clock	
TxDi "* (no reverse) - ₁	^μ <u>Δ0 χ D1 χ D2 χ D3 χ D4 χ D5 χ D6 χ D7</u>
(2) When the L	JiC1 register's UiLCH bit = 1 (reverse)
Transfer clock	
TxDi "⊦ (reverse) -₁	
(transmit da	to the case where the UiC0 register's CKPOL bit = 0 ta output at the falling edge and the receive data he rising edge of the transfer clock) and the UFORM first).

Figure 1.15.12 Serial Data Logic Switching

(e) Transfer Clock Output From Multiple Pins (UART1)

Use the UCON register's CLKMD1 to CLKMD0 bits to select one of the two transfer clock output pins. Figure 1.15.13 shows the transfer clock output from the multiple pins function usage. This function can be used when the selected transfer clock for UART1 is an internal clock.




Figure 1.15.13 Transfer Clock Output From Multiple Pins

(f) CTS/RTS Separate Function (UART0)

This function separates $\overline{CTS_0}/\overline{RTS_0}$, outputs $\overline{RTS_0}$ from the P6₀ pin, and accepts as input the $\overline{CTS_0}$ from the P6₄ pin. To use this function, set the register bits as shown below.

- U0C0 register's CRD bit = 0 (enables UART0 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- U0C0 register's CRS bit = 1 (outputs UART0 RTS)
- U1C0 register's CRD bit = 0 (enables UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- U1C0 register's CRS bit = 0 (inputs UART1 CTS)
- UCON register's RCSP bit = 1 (inputs \overline{CTS}_0 from the P6₄ pin)
- UCON register's CLKMD1 bit = 0 (CLKS1 not used)

Note that when using the CTS/RTS separate function, UART1 CTS/RTS separate function cannot be used.

Figure 1.15.14 shows CTS/RTS separate function usage.




Figure 1.15.14 CTS/RTS Separate Function

Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 1.15.5 lists the specifications of the UART mode. Table 1.15.6 lists the registers used in UART mode and the register values set.

Item	Specification				
Transfer data format	Character bit (transfer data): Selectable from 7, 8 or 9 bits				
	Start bit: 1 bit				
	 Parity bit: Selectable from odd, even, or none 				
	Stop bit: Selectable from 1 or 2 bits				
Transfer clock	 UiMR register's CKDIR bit = 0 (internal clock) : fj/ 16(n+1) 				
	fj = f1sio, f2sio, f8sio, f32sio. n: Setting value of UiBRG register 0016 to FF16				
	 CKDIR bit = 1 (external clock) : fEXT/16(n+1) 				
	fEXT: Input from CLKi pin. n :Setting value of UiBRG register 0016 to FF16				
Transmission, reception control	 Selectable from CTS function, RTS function or CTS/RTS function disabled 				
Transmission start condition	 Before transmission can start, the following requirements must be met 				
	- The TE bit of UiC1 register = 1 (transmission enabled)				
	- The TI bit of UiC1 register = 0 (data present in UiTB register)				
	- If $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS}}$ i pin = L				
Reception start condition	 Before reception can start, the following requirements must be met 				
	The RE bit of UiC1 register = 1 (reception enabled)				
	- Start bit detection				
Interrupt request	 For transmission, one of the following conditions can be selected 				
generation timing	- The UiIRS bit (Note 1) = 0 (transmit buffer empty): when transferring data from the				
	UiTB register to the UARTi transmit register (at start of transmission)				
	- The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from				
	the UARTi transmit register				
	For reception				
	When transferring data from the UARTi receive register to the UiRB register (at				
	completion of reception)				
Error detection	Overrun error (Note 2)				
	This error occurs if the serial I/O started receiving the next data before reading the				
	UiRB register and received the bit one before the last stop bit of the next data				
	Framing error				
	This error occurs when the number of stop bits set is not detected				
	Parity error				
	This error occurs when if parity is enabled, the number of 1's in parity and character				
	bits does not match the number of 1's set				
	• Error sum flag				
	This flag is set to "1" when any of the overrun, framing, and parity errors is encountered				
Select function	LSB first, MSB first selection				
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7				
	can be selected				
	Serial data logic switch				
	This function reverses the logic of the transmit/receive data. The start and stop bits				
	are not reversed.				
	• TxD, RxD I/O polarity switch				
	This function reverses the polarities of the TxD pin output and RxD pin input. The				
	logic levels of all I/O data is reversed.				
	Separate CTS/RTS pins (UART0)				
	$\overline{CTS_0}$ and $\overline{RTS_0}$ are input/output from separate pins				
	Freedow				

i = 0 to 2

Note 1: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4. Note 2: If an overrun error occurs, the value of UIRB register will be indeterminate. The IR bit of SiRIC register does not change.

Table 1.15.6 Registers to Be Used and Settings in UART Mode

Register	Bit	Function				
UiTB	0 to 8	Set transmission data (Note 1)				
UiRB	0 to 8	Reception data can be read (Note 1)				
	OER,FER,PER,SUM	Error flag				
UiBRG	0 to 7	Set a transfer rate				
UiMR	SMD2 to SMD0	Set these bits to "1002" when transfer data is 7-bit long				
		Set these bits to "1012" when transfer data is 8-bit long				
		Set these bits to "1102" when transfer data is 9-bit long				
	CKDIR	Select the internal clock or external clock				
	STPS	Select the stop bit				
	PRY, PRYE	Select whether parity is included and whether odd or even				
	IOPOL	Select the TxD/RxD input/output polarity				
UiC0	CLK0, CLK1	Select the count source for the UiBRG register				
	CRS	Select CTS or RTS to use				
	TXEPT	Transmit register empty flag				
	CRD	Enable or disable the CTS or RTS function				
	NCH	Select TxDi pin output mode				
	CKPOL	Set to "0"				
	UFORM	LSB first or MSB first can be selected when transfer data is 8-bit long. Set this				
		bit to "0" when transfer data is 7- or 9-bit long.				
UiC1	TE	Set this bit to "1" to enable transmission				
	TI	Transmit buffer empty flag				
	RE	Set this bit to "1" to enable reception				
	RI	Reception complete flag				
	U2IRS (Note 2)	Select the source of UART2 transmit interrupt				
	U2RRM (Note 2)	Set to "0"				
	UiLCH	Set this bit to "1" to use inverted data logic				
	UiERE	Set to "0"				
UiSMR	0 to 7	Set to "0"				
UiSMR2	0 to 7	Set to "0"				
UiSMR3	0 to 7	Set to "0"				
UiSMR4	0 to 7	Set to "0"				
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt				
	U0RRM, U1RRM	Set to "0"				
	CLKMD0	Invalid because CLKMD1 = 0				
	CLKMD1	Set to "0"				
	RCSP	Set this bit to "1" to accept as input the UART0 $\overline{\text{CTS0}}$ signal from the P64 pin				
	7	Set to "0"				

i = 0 to 2

Note 1: The bits used for transmit/receive data are as follows:

- Bit 0 to bit 6 when transfer data is 7-bit long
- Bit 0 to bit 7 when transfer data is 8-bit long
- Bit 0 to bit 8 when transfer data is 9-bit long.
- Note 2: Set the U0C1 and U1C1 registers bit 4 to bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are included in the UCON register.

Table 1.15.7 lists the functions of the input/output pins during UART mode. Table 1.15.8 lists the P6₄ pin functions during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N channel open-drain output is selected, this pin is in a high-impedance state.)

Figure 1.15.15 shows the typical transmit timings in UART mode. Figure 1.15.16 shows the typical receive timing in UART mode.

Pin name	Function	Method of selection
TxDi	Serial data output	(Outputs dummy data when performing reception only)
(P63, P67, P70)		
RxDi	Serial data input	PD6 register's PD6_2 bit = 0, PD6_6 bit = 0
(P62, P66, P71)		PD7 register's PD7_1 bit = 0
		(Can be used as an input port when performing transmission only)
CLKi	I/O port	UiMR register's CKDIR bit = 0
(P61, P65, P72)	Transfer clock input	UiMR register's CKDIR bit = 1
		PD6 register's PD6_1 bit = 0, PD6_5 bit = 0
		PD7 register's PD7_2 bit = 0
CTSi/RTSi	CTS input	UiC0 register's CRD bit = 0
(P60, P64, P73)		UiC0 register's CRS bit = 0
		PD6 register's PD6_0 bit = 0, PD6_4 bit = 0
		PD7 register's PD7_3 bit = 0
	RTS output	UiC0 register's CRD bit = 0
		UiC0 register's CRS bit = 1
	I/O port	UiC0 register's CRD bit = 1

i = 0 to 2

Table 1.15.8 P64 Pin Functions

	Bit set value					
Pin function	U1C0 register		UCON register		PD6 register	
	CRD	CRS	RCSP	CLKMD1	PD6_4	
P64	1	-	0	0	Input: 0, Output: 1	
CTS ₁	0	0	0	0	0	
RTS ₁	0	1	0	0	-	
CTS ₀ (Note)	0	0	1	0	0	

Note : In addition to this, set the U0C0 register's CRD bit to "0" (CTS₀/RTS₀ enabled) and the U0C0 register's CRS bit to "1" (RTS₀ selected).




Figure 1.15.15 Transmit Operation




Figure 1.15.16 Receive Operation

(a) LSB First/MSB First Select Function

As shown in Figure 1.15.17, use the UiC0 register's UFORM bit to select the transfer format. This function is valid when transfer data is 8-bit long.

(1) When U	iC0 register's UFORM bit = 0 (LSB first)
CLKi	
TXDi	ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP
RXDi	ST D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7 X P Y SP
(2) When U	iC0 register's UFORM bit = 1 (MSB first)
CLKi	
TXDi	ST / D7 / D6 / D5 / D4 / D3 / D2 / D1 / D0 / P / SP
RxDi	ST / D7 / D6 / D5 / D4 / D3 / D2 / D1 / D0 / P / SP
i = 0 to 2	
ST: Start bi P: Parity b SP: Stop bit	bit
at the the Ui	applies to the case where the UiC0 register's CKPOL bit = 0 (transmit data output falling edge and the receive data taken in at the rising edge of the transfer clock), iC1 register's UiLCH bit = 0 (no reverse), UiMR register's STPS bit = 0 (1 stop bit) JiMR register's PRYE bit = 1 (parity enabled).

Figure 1.15.17 Transfer Format

(b) Serial Data Logic Switching Function

The data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 1.15.18 shows serial data logic.

(1) When the UiC1 register's UiLCH bit = 0 (no reverse)
TxDi "H" ST (D0) D1) D2) D3) D4) D5) D6) D7) P) SP
(2) When the UiC1 register's UiLCH bit = 1 (reverse)
TxDi "H" ST (D0) D1) D2) D3) D4) D5) D6) D7) P SP
i = 0 to 2 ST: Start bit P: Parity bit SP: Stop bit
Note: This applies to the case where the UiC0 register s CKPOL bit = 0 (transmit data output at the falling edge of the transfer clock), the UiC0 register's UFORM bit = 0 (LSB first), the UiMR register's STPS bit = 0 (1 stop bit) and UiMR register's PRYE bit = 1 (parity enabled).

Figure 1.15.18 Serial Data Logic Switching

(c) TxD and RxD I/O Polarity Inverse Function

This function inverses the polarities of the TxD_i pin output and RxD_i pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed. Figure 1.15.19 shows the TxD and RxD input/output polarity inverse.

(1) When the UiMR register's IOPOL bit = 0 (no reverse)
$\begin{array}{c} TxDi & "H" \\ (no reverse) & "L" \end{array} $
RxDi "H" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP (no reverse) "L"
(2) When the UiMR register's IOPOL bit = 1 (reverse)
RxDi "H"/ ST <u>(D0) D1) D2) D3) D4) D5) D6) 7</u> , P (reverse) "L"/ ST <u>(D0) D1) D2) D3) D4) D5) D6) D7) P) SP</u>
i = 0 to 2
ST: Start bit P: Parity bit SP: Stop bit
Note: This applies to the case where the UiC0 register's UFORM bit = 0 (LSB first), the UiMR register's STPS bit = 0 (1 stop bit) and the UiMR register's PRYE bit = 1 (parity enabled).

Figure 1.15.19 TxD and RxD I/O Polarity Inverse

(d) CTS/RTS Separate Function (UART0)

This function separates $\overline{\text{CTS}_0/\text{RTS}_0}$, outputs $\overline{\text{RTS}_0}$ from the P6₀ pin, and accepts as input the $\overline{\text{CTS}_0}$ from the P6₄ pin. To use this function, set the register bits as shown below.

- U0C0 register's CRD bit = 0 (enables UART0 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- U0C0 register's CRS bit = 1 (outputs UART0 RTS)
- U1C0 register's CRD bit = 0 (enables UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- U1C0 register's CRS bit = 0 (inputs UART1 $\overline{\text{CTS}}$)
- UCON register's RCSP bit = 1 (inputs $\overline{\text{CTS}}_0$ from the P6₄ pin)
- UCON register's CLKMD1 bit = 0 (CLKS1 not used)

Note that when using the $\overline{\text{CTS}/\text{RTS}}$ separate function, UART1 $\overline{\text{CTS}/\text{RTS}}$ separate function cannot be used.

Figure 1.15.20 shows $\overline{\text{CTS}}/\overline{\text{RTS}}$ separate function usage.




Figure 1.15.20 CTS/RTS Separate Function

Special Mode 1 (I²C Mode)

 I^2C mode is provided for use as a simplified I^2C interface compatible mode. Table 1.15.9 lists the specifications of the I^2C mode. Figure 1.15.21 shows the block diagram for I^2C mode. Table 1.15.10 lists the registers used in the I^2C mode and the register values set. Table 1.15.11 lists the features in I^2C mode. Figure 1.15.22 shows SCLi timing.

As shown in Table 1.15.11, the microcomputer is placed in I²C mode by setting the SMD2 to SMD0 bits to "010₂" and the IICM bit to "1". Because SDAi transmit output has a delay circuit attached, SDAi output does not change state until SCLi goes low and remains stably low.

Item	Specification			
Transfer data format	Transfer data length: 8 bits			
Transfer clock	During master			
	UiMR register's CKDIR bit = 0 (internal clock) : fj/ 2(n+1)			
	fj = f1sio, f2sio, f8sio, f32sio. n: Setting value of UiBRG register 0016 to FF16			
	During slave			
	CKDIR bit = 1 (external clock) : Input from SCLi pin			
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)			
	- The TE bit of UiC1 register = 1 (transmission enabled)			
	- The TI bit of UiC1 register = 0 (data present in UiTB register)			
Reception start condition	Before reception can start, the following requirements must be met (Note 1)			
	- The RE bit of UiC1 register = 1 (reception enabled)			
	- The TE bit of UiC1 register = 1 (transmission enabled)			
	- The TI bit of UiC1 register = 0 (data present in the UiTB register)			
Interrupt request	When start or stop condition is detected, acknowledge undetected, and acknowledge			
generation timing	detected			
Error detection	Overrun error (Note 2)			
	This error occurs if the serial I/O started receiving the next data before reading the			
	UiRB register and received the 8th bit of the next data			
Select function	Arbitration lost			
	Timing at which the UiRB register's ABT bit is updated can be selected			
	• SDAi digital delay			
	No digital delay or a delay of 2 to 8 UiBRG count source clock cycles selectable			
	Clock phase setting			
	With or without clock delay selectable			
- 0 to 2				

Table 1.15.9 I²C Mode Specifications

i = 0 to 2

Note 1: When an external clock is selected, the conditions must be met while the external clock is in the high state.

Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.

Serial I/O (Special Modes)




Figure 1.15.21 I²C Mode Block Diagram

Table 1.15.10 Registers to Be Used and Settings in I²C Mode

D · · ·		Function					
Register	Bit	Master	Slave				
UITB (Note 1)	0 to 7	Set transmission data					
JiRB (Note 1)	0 to 7	Reception data can be read					
· · · ·	8	ACK or NACK is set in this bit					
	ABT	Arbitration lost detection flag Invalid					
	OER	Overrun error flag					
JiBRG	0 to 7	Set a transfer rate	Invalid				
JiMR (Note 1)	SMD2 to SMD0	Set to "0102"					
	CKDIR	Set to "0"	Set to "1"				
	IOPOL	Set to "0"					
JiC0	CLK1, CLK0	Select the count source for the UiBRG register	Invalid				
	CRS	Invalid because CRD = 1					
	TXEPT	Transmit register empty flag					
	CRD	Set to "1"					
	NCH						
	CKPOL	Set to "1"					
	UFORM	Set to "1"	Set to "0"				
1:01		Set to 1 Set this bit to "1" to enable transmission					
JiC1	TE TI						
	RE	Transmit buffer empty flag					
	RL	Set this bit to "1" to enable reception					
		Reception complete flag					
	U2IRS (Note 2)	Invalid					
	U2RRM (Note 2),	Set to "0"					
	UILCH, UIERE						
JiSMR	IICM	Set to "1"					
	ABC	Select the timing at which arbitration-lost	Invalid				
		is detected					
	BBS	Bus busy flag					
	3 to 7	Set to "0"					
UiSMR2	IICM2		Refer to "Table 1.15.11 I ² C Mode Functions"				
	CSC	Set this bit to "1" to enable clock synchronization Set to "0"					
	SWC	Set this bit to "1" to have SCLi output fixed to "					
	ALS	Set this bit to "1" to have SDAi output	Set to "0"				
		stopped when arbitration-lost is detected					
	STAC	Set to "0"	Set this bit to "1" to initialize UARTi at				
			start condition detection				
	SWC2	Set this bit to "1" to have SCLi output forci	bly pulled low				
	SDHI	Set this bit to "1" to disable SDAi output					
	7	Set to "0"					
JiSMR3	0, 2, 4 and NODC	Set to "0"					
	СКРН	Refer to Table 1.15.11 I ² C Mode Functions"					
	DL2 to DL0	Set the amount of SDAi digital delay					
JiSMR4	STAREQ	Set this bit to "1" to generate start condition	Set to "0"				
	RSTAREQ	Set this bit to "1" to generate restart condition	Set to "0"				
	STPREQ	Set this bit to "1" to generate stop condition	Set to "0"				
	STSPSEL	Set this bit to "1" to output each condition	Set to "0"				
	ACKD	Select ACK or NACK	1				
	ACKC	Set this bit to "1" to output ACK data					
	SCLHI	Set this bit to "1" to have SCLi output	Set to "0"				
		stopped when stop condition is detected					
	SWC9	Set to "0"	Set this bit to "1" to set the SCLi to "L" hold				
			at the falling edge of the 9th bit of clock				
FSR0	IFSR06, ISFR07	Set to "1"					
JCON	U0IRS, U1IRS	Invalid					
		Set to "0"					
	2 to 7						

i = 0 to 2

Note 1: Not all register bits are described above. Set those bits to "0" when writing to the registers in I²C mode.

Note 2: Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Table 1.15.11 I²C Mode Functions

	Clock			$MD0 = 010_2, IICM$	
Function	synchronous serial I/O mode			IICM2 = 1 (UART transmit/UART receive interrupt)	
	(SMD2 to SMD0 = 001 ₂ , IICM = 0)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)
Factor of interrupt	-		tection or stop cor		·
number 6, 7 and 10 (Notes 1, 5, 7)		(Refer to "Table 1.15.12 STSPSEL Bit Functions")			
Factor of interrupt	UARTi transmission	No acknowledgment detection		UARTi transmission	UARTi transmission
number 15, 17 and 19 (Notes 1, 6)	Transmission started or completed (selected by UiIRS)	(NACK) Rising edge of SCLi 9th bit		Rising edge of SCLi 9th bit	Falling edge of SCLi next to the 9th bit
Factor of interrupt	UARTi reception	Acknowledgment detection (ACK)		UARTi reception	
number 16, 18 and 20 (Notes 1, 6)	When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Rising edge of SCLi 9th bit		Falling edge of SCLi 9th bit	
Timing for transferring data from the UART reception shift register to the UiRB register	CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Rising edge of SC	CLi 9th bit	Falling edge of SCLi 9th bit	Falling and rising edges of SCLi 9th bit
UARTi transmission output delay	Not delayed	Delayed			
Functions of P6 ₃ , P67 and P70 pins	TxDi output	SDAi input/output			
Functions of P62, P66 and P71 pins	RxDi input	SCLi input/output			
Functions of P6₁, P6₅ and P7₂ pins	CLK: input or output selected	- (Cannot be used in I ² C mode)			
Noise filter width	15 ns	200 ns			
Read RxDi and SCLi pins levels	Possible when the corresponding port direction bit = 0	Always possible no matter how the corresponding port direction bit is set			
Initial value of TxDi and SDAi outputs	CKPOL = 0 (H) CKPOL = 1 (L)	The value set in the port register before setting I ² C mode (Note 2)			
Initial and end value of SCLi	-	Н	L	Н	L
DMA1 factor (Note 6)	UARTi reception	Acknowledgment detection (ACK) UARTi reception Falling edge of SCLi 9th bit			
Store received data					ored in UiRB register 1st to 8th bits are stored in UiRB register bit 7 to bit 0 (Note 3)
Read received data	UiRB register status is read directly as is bit 6 to bit 7 to bit 1, a				Read UIRB register bit 6 to bit 0 as bit 7 to bit 1, and bit 8 as bit 0 (Note 4)

i = 0 to 2

Note 1: If the source or cause of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). (Refer to "Precautions for Interrupts" of the Usage Notes Reference Book.) If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to set the IR bit to "0" (interrupt not requested) after changing those bits.

SMD2 to SMD0 bits in the UiMR register

• IICM bit in the UiSMR register · CKPH bit in the UiSMR3 register

· IICM2 bit in the UiSMR2 register Note 2: Set the initial value of SDAi output while the UiMR register 's SMD2 to SMD0 bits = 000₂ (serial I/O disabled). Note 3: Second data transfer to UIRB register (rising edge of SCLi 9th bit)

Note 4: First data transfer to UiRB register (falling edge of SCLi 9th bit)

Note 5: Refer to "Figure 1.15.24 STSPSEL Bit Functions".

Note 6: Refer to "Figure 1.15.22 Transfer to UiRB Register and Interrupt Timing".

Note 7: When using UART0, be sure to set the IFSR06 bit in the IFSR0 register to "1" (cause of interrupt: UART0 bus collision). When using UART1, be sure to set the IFSR07 bit in the IFSR0 register to "1" (cause of interrupt: UART1 bus collision).



SCLi	
SDAi	D7 D6 D5 D4 D3 D2 D1 D0 D8 (ACK, NACK)
	↑ ACK interrupt (DMA1 request), NACK interrupt ↑
	Transfer to UiRB register
	b15 b9 b8 b7 b0
(2) IICI	M2 = 0, CKPH = 1 (clock delay) 1st bit2nd bit3rd bit4th bit5th bit6th bit7th bit8th bit9th bit
SCLi	
SDAi	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
	ACK interrupt (DMA1 request), NACK interrupt
	Transfer to UiRB register
	b15 b9 b8 b7 b0
	UiRB register
(3) IICI	M2 = 1 (UART transmit/receive interrupt), CKPH = 0
SCLi	
SDAi	D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0 D_8 (ACK, NACK)
	Receive interrupt Transmit interrupt (DMA1 request)
	Transfer to UiRB register
(4) IICI	M2 = 1, CKPH = 1
SCLi	1st bit 2nd bit 3rd bit 4th bit 5th bit 6th bit 7th bit 8th bit 9th bit
SDAi	D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0 D_8 (ACK, NACK)
	Receive interrupt (DMA1 request)
	Transfer to UiRB register Transfer to UiRB register
	b15 b9 b8 b7 b0 b15 b9 b8 b7 b0 D0 - D7 D6 D5 D4 D3 D2 D1 D8 D7 D6 D5 D4 D3 D2 D1 D0
i = 0 to	

Figure 1.15.22 Transfer to UiRB Register and Interrupt Timing

Detection of Start and Stop Condition

Whether a start or a stop condition has been detected is determined.

A start condition-detected interrupt request is generated when the SDAi pin changes state from high to low while the SCLi pin is in the high state. A stop condition-detected interrupt request is generated when the SDAi pin changes state from low to high while the SCLi pin is in the high state.

Figure 1.15.23 shows the detection of start and stop condition.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the UiSMR register's BBS bit to determine which interrupt source is requesting the interrupt.




Figure 1.15.23 Detection of Start and Stop Condition

Output of Start and Stop Condition

A start condition is generated by setting the UiSMR4 register (i = 0 to 2)'s STAREQ bit to "1" (start). A restart condition is generated by setting the UiSMR4 register's RSTAREQ bit to "1" (start). A stop condition is generated by setting the UiSMR4 register's STPREQ bit to "1" (start). The output procedure is described below.

(1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to "1" (start).

(2) Set the STSPSEL bit in the UiSMR4 register to "1" (output).

Table 1.15.12 and Figure 1.15.24 show the functions of the STSPSEL bit.

Table 1.15.12 STSPSEL Bit Functions

Function	STSPSEL = 0	STSPSEL = 1
Output of SCLi and SDAi pins	Output of transfer clock and	Output of a start/stop condition
	data	according to the STAREQ,
	Output of start/stop condition is	RSTAREQ and STPREQ bit
	accomplished by a program	
	using ports (not automatically	
	generated in hardware)	
Start/stop condition interrupt	Start/stop condition detection	Finish generating start/stop condition
request generation timing		




Figure 1.15.24 STSPSEL Bit Functions

Arbitration

Unmatching of the transmit data and SDAi pin input data is checked synchronously with the rising edge of SCLi. Use the UiSMR register's ABC bit to select the timing at which the UiRB register's ABT bit is updated. If the ABC bit = 0 (updated bitwise), the ABT bit is set to "1" at the same time unmatching is detected during check, and is set to "0" when not detected. In cases when the ABC bit is set to "1", if unmatching is detected even once during check, the ABT bit is set to "1" (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated bytewise, set the ABT bit to "0" (undetected) after detecting acknowledge in the first byte, before transferring the next byte.

Setting the UiSMR2 register's ALS bit to "1" (SDA output stop enabled) causes arbitration-lost to occur, in which case the SDAi pin is placed in the high-impedance state at the same time the ABT bit is set to "1" (unmatching detected).

Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 1.15.24.

The UiSMR2 register's CSC bit is used to synchronize the internally generated clock (internal SCLi) and an external clock supplied to the SCLi pin. In cases when the CSC bit is set to "1" (clock synchronization enabled), if a falling edge on the SCLi pin is detected while the internal SCLi is high, the internal SCLi goes low, at which time the UiBRG register value is reloaded with and starts counting in the low-level interval. If the internal SCLi changes state from low to high while the SCLi pin is low, counting stops, and when the SCLi pin goes high, counting restarts.

In this way, the UARTi transfer clock is comprised of the logical product of the internal SCLi and SCLi pin signal. The transfer clock works from a half period before the falling edge of the internal SCLi 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock. The UiSMR2 register's SWC bit allows to select whether the SCLi pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.

If the UiSMR4 register's SCLHI bit is set to "1" (enabled), SCLi output is turned off (placed in the high-impedance state) when a stop condition is detected.

Setting the UiSMR2 register's SWC2 bit = 1 (0 output) makes it possible to forcibly output a low-level signal from the SCLi pin even while sending or receiving data. Setting the SWC2 bit to "0" (transfer clock) allows the transfer clock to be output from or supplied to the SCLi pin, instead of outputting a low-level signal.

If the UiSMR4 register's SWC9 bit is set to "1" (SCL hold low enabled) when the UiSMR3 register's CKPH bit = 1, the SCLi pin is fixed to low-level output at the falling edge of the clock pulse next to the ninth. Setting the SWC9 bit = 0 (SCL hold low disabled) frees the SCLi pin from low-level output.

SDA Output

The data written to the UiTB register bit 7 to bit 0 (D_7 to D_0) is sequentially output beginning with D_7 . The ninth bit (D_8) is ACK or NACK.

The initial value of SDAi transmit output can only be set when IICM = 1 (I^2C mode) and the UiMR register's SMD2 to SMD0 bits = 000₂ (serial I/O disabled).

The UiSMR3 register's DL2 to DL0 bits allow to add no delays or a delay of 2 to 8 UiBRG count source clock cycles to SDAi output.

Setting the UiSMR2 register's SDHI bit = 1 (SDA output disabled) forcibly places the SDAi pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UARTi transfer clock. This is because the ABT bit may inadvertently be set to "1" (detected).

SDA Input

When the IICM2 bit = 0, the 1st to 8th bits (D_7 to D_0) of received data are stored in the UiRB register bit 7 to bit 0. The 9th bit (D_8) is ACK or NACK.

When the IICM2 bit = 1, the 1st to 7th bits (D_7 to D_1) of received data are stored in the UiRB register bit 6 to bit 0 and the 8th bit (D_0) is stored in the UiRB register bit 8. Even when the IICM2 bit = 1, providing the CKPH bit = 1, the same data as when the IICM2 bit = 0 can be read out by reading the UiRB register after the rising edge of the corresponding clock pulse of 9th bit.

• ACK and NACK

If the STSPSEL bit in the UiSMR4 register is set to "0" (start and stop conditions not generated) and the ACKC bit in the UiSMR4 register is set to "1" (ACK data output), the value of the ACKD bit in the UiSMR4 register is output from the SDAi pin.

If the IICM2 bit = 0, a NACK interrupt request is generated if the SDAi pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDAi pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACKi is selected for the cause of DMA1 request, a DMA transfer can be activated by detection of an acknowledge.

Initialization of Transmission/Reception

If a start condition is detected while the STAC bit = 1 (UARTi initialization enabled), the serial I/O operates as described below.

- The transmit shift register is initialized, and the content of the UiTB register is transferred to the transmit shift register. In this way, the serial I/O starts sending data synchronously with the next clock pulse applied. However, the UARTi output value does not change state and remains the same as when a start condition was detected until the first bit of data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial I/O starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to "1" (SCL wait output enabled). Consequently, the SCLi pin is pulled low at the falling edge of the ninth clock pulse.

Note that when UARTi transmission/reception is started using this function, the TI bit does not change state. Note also that when using this function, the selected transfer clock should be an external clock.

Special Mode 2

Multiple slaves can be serially communicated from one master. Transfer clock polarity and phase are selectable. Table 1.15.13 lists the specifications of Special Mode 2. Figure 1.15.25 shows communication control example for Special Mode 2. Table 1.15.14 lists the registers used in Special Mode 2 and the register values set.

Item	Specification		
Transfer data format	Transfer data length: 8 bits		
Transfer clock	Master mode		
	UiMR register's CKDIR bit = 0 (internal clock) : fj/ 2(n+1)		
	fj = f1sio, f2sio, f8sio, f32sio. n: Setting value of UiBRG register 0016 to FF16		
	Slave mode		
	CKDIR bit = 1 (external clock selected) : Input from CLKi pin		
Transmit/receive control	Controlled by input/output ports		
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)		
	The TE bit of UiC1 register = 1 (transmission enabled)		
	- The TI bit of UiC1 register = 0 (data present in UiTB register)		
Reception start condition	Before reception can start, the following requirements must be met (Note 1)		
	- The RE bit of UiC1 register = 1 (reception enabled)		
	The TE bit of UiC1 register = 1 (transmission enabled)		
	- The TI bit of UiC1 register = 0 (data present in the UiTB register)		
Interrupt request	For transmission, one of the following conditions can be selected		
generation timing	- The UiIRS bit (Note 2) = 0 (transmit buffer empty): when transferring data from the		
	UiTB register to the UARTi transmit register (at start of transmission)		
	- The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from		
	the UARTi transmit register		
	For reception		
	When transferring data from the UARTi receive register to the UiRB register (at		
	completion of reception)		
Error detection	Overrun error (Note 3)		
	This error occurs if the serial I/O started receiving the next data before reading the		
	UiRB register and received the 7th bit of the next data		
Select function	Clock phase setting		
Selectable from four combinations of transfer clock polarities and phase			

Table 1.15.13 Special Mode 2 Specifications

i = 0 to 2

Note 1: When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

Note 2: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4.

Note 3: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.




Figure 1.15.25 Serial Bus Communication Control Example (UART2)

Table 1.15.14 Registers to Be Used and Settings in Special Mode 2

Register	Bit	Function		
UiTB (Note 1)	0 to 7	Set transmission data		
UiRB (Note 1)				
	OER	Overrun error flag		
UiBRG	0 to 7	Set a transfer rate		
UiMR (Note 1)	SMD2 to SMD0	Set to "0012"		
	CKDIR	Set this bit to "0" for master mode or "1" for slave mode		
	IOPOL	Set to "0"		
UiC0	CLK1, CLK0	Select the count source for the UiBRG register		
	CRS	Invalid because CRD = 1		
	TXEPT	Transmit register empty flag		
	CRD	Set to "1"		
	NCH	Select TxDi pin output format		
	CKPOL	Clock phases can be set in combination with the UiSMR3 register's CKPH bit		
	UFORM	Set to "0"		
UiC1	TE	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS (Note 2)	Select UART2 transmit interrupt cause		
	U2RRM (Note 2),	Set to "0"		
	U2LCH, UIERE			
UiSMR	0 to 7	Set to "0"		
UiSMR2	0 to 7	Set to "0"		
UiSMR3	CKPH	Clock phases can be set in combination with the UiC0 register's CKPOL bit		
	NODC	Set to "0"		
	0, 2, 4 to 7	Set to "0"		
UiSMR4	0 to 7	Set to "0"		
UCON	U0IRS, U1IRS	Select UART0 and UART1 transmit interrupt cause		
	U0RRM, U1RRM	Set to "0"		
	CLKMD0	Invalid because CLKMD1 = 0		
	CLKMD1, RCSP, 7	Set to "0"		

i = 0 to 2

Note 1: Not all register bits are described above. Set those bits to "0" when writing to the registers in Special Mode 2.

Note 2: Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the UiSMR3 register's CKPH bit and the UiC0 register's CKPOL bit.

Make sure the transfer clock polarity and phase are the same for the master and salves to be communicated.

(a) Master (Internal Clock)

Figure 1.15.26 shows the transmission and reception timing in master (internal clock).




Figure 1.15.26 Transmission and Reception Timing in Master Mode (Internal Clock)

(b) Slave (External Clock)

Figure 1.15.27 shows the transmission and reception timing (CKPH = 0) in slave (external clock). Figure 1.15.28 shows the transmission and reception timing (CKPH = 1) in slave (external clock).




Figure 1.15.27 Transmission and Reception Timing (CKPH = 0) in Slave Mode (External Clock)




Figure 1.15.28 Transmission and Reception Timing (CKPH = 1) in Slave Mode (External Clock)

Special Mode 3 (IE Mode)

In this mode, one bit of IEBus is approximated with one byte of UART mode waveform.

Table 1.15.15 lists the registers used in IE mode and the register values set. Figure 1.15.29 shows the functions of bus collision detect function related bits.

If the TxDi pin (i = 0 to 2) output level and RxDi pin input level do not match, a UARTi bus collision detect interrupt request is generated.

Use the IFSR0 register's IFSR06 and IFSR07 bits to enable the UART0/UART1 bus collision detect function.

Register	Bit	Function		
UiTB	0 to 8	Set transmission data		
UiRB	0 to 8	Reception data can be read		
(Note 1)	OER,FER,PER,SUM	Error flag		
UiBRG	0 to 7	Set a transfer rate		
UiMR	SMD2 to SMD0	Set to "1102"		
	CKDIR	Select the internal clock or external clock		
	STPS	Set to "0"		
	PRY	Invalid because PRYE = 0		
	PRYE	Set to "0"		
	IOPOL	Select the TxD/RxD input/output polarity		
UiC0	CLK1, CLK0	Select the count source for the UiBRG register		
	CRS	Invalid because CRD = 1		
	TXEPT	Transmit register empty flag		
	CRD	Set to "1"		
	NCH	Select TxDi pin output mode		
	CKPOL	Set to "0"		
	UFORM	Set to "0"		
UiC1	TE	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
U2IRS (Note 2) Select the source of UART2 transmit interrupt		Select the source of UART2 transmit interrupt		
	UiRRM (Note 2),	Set to "0"		
	UiLCH, UiERE			
UiSMR 0 to 3, 7 Set to "0"		Set to "0"		
	ABSCS	Select the sampling timing at which to detect a bus collision		
	ACSE	Set this bit to "1" to use the auto clear function of transmit enable bit		
	SSS	Select the transmit start condition		
UiSMR2	0 to 7	Set to "0"		
UiSMR3	0 to 7	Set to "0"		
UiSMR4	0 to 7	Set to "0"		
IFSR0	IFSR06, IFSR07	Set to "1"		
UCON U0IRS, U1IRS Select the source of UART0/UART1 t		Select the source of UART0/UART1 transmit interrupt		
	U0RRM, U1RRM	Set to "0"		
	CLKMD0	Invalid because CLKMD1 = 0		
	CLKMD1, RCSP, 7	Set to "0"		

i= 0 to 2

Note 1: Not all register bits are described above. Set those bits to "0" when writing to the registers in IE mode.

Note 2: Set the U0C1 and U1C1 registers bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Transfer clock	
TxDi	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
RxDi	
	Input to TAjiN
Timer Aj	
	If ABSCS = 1, bus collision is determined when timer Aj (one-shot timer mode) underflows.
	Timer Aj: timer A3 when UART0; timer A4 when UART1; timer A0 when UART2
(2) UiSMR register A	ACSE bit (auto clear of transmit enable bit)
Transfer clock	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TxDi	
RxDi	
UiBCNIC register IR bit	/ If ACSE bit = 1 (automatically clear when bus collision occu the TE bit is set to "0"
UiC1 register TE bit	/ (transmission disabled) wher the UiBCNIC register's IR bit
	(unmatching detected).
•	SSS bit (transmit start condition select) serial I/O starts sending data one transfer clock cycle after the transmission enable condition is met.
Transfer clock	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TxDi	
	nission enable condition is met
Transm	nission enable condition is met serial I/O starts sending data at the rising edge (Note 1) of RxDi
Transm	serial I/O starts sending data at the rising edge (Note 1) of RxD;
Transm If SSS bit = 1, the	
Transm If SSS bit = 1, the CLKi	serial I/O starts sending data at the rising edge (Note 1) of RxDi

Figure 1.15.29 Bus Collision Detect Function-Related Bits

Special Mode 4 (SIM Mode) (UART2)

Based on UART mode, this is an SIM interface compatible mode. Direct and inverse formats can be implemented, and this mode allows to output a low from the TxD_2 pin when a parity error is detected. Tables 1.15.16 lists the specifications of SIM mode. Table 1.15.17 lists the registers used in the SIM mode and the register values set. Figure 1.15.30 shows the typical transmit/receive timing in SIM mode.

Item	Specification		
Transfer data format	Direct format		
	Inverse format		
Transfer clock	U2MR register's CKDIR bit = 0 (internal clock) : fi/ 16(n+1)		
	fi = f1sio, f2sio, f8sio, f32sio. n: Setting value of U2BRG register 0016 to FF16		
	CKDIR bit = 1 (external clock) : f _{EXT} /16(n+1)		
	f _{EXT} : Input from CLK ₂ pin. n: Setting value of U2BRG register 00 ₁₆ to FF ₁₆		
Transmission start condition	Before transmission can start, the following requirements must be met		
	- The TE bit of U2C1 register = 1 (transmission enabled)		
	 The TI bit of U2C1 register = 0 (data present in U2TB register) 		
Reception start condition	Before reception can start, the following requirements must be met		
	 The RE bit of U2C1 register = 1 (reception enabled) 		
	- Start bit detection		
Interrupt request	For transmission		
generation timing (Note 2)	When the serial I/O finished sending data from the U2TB transfer register (U2IRS bit = 1)		
	For reception		
	When transferring data from the UART2 receive register to the U2RB register (at		
	completion of reception)		
Error detection	Overrun error (Note 1)		
	This error occurs if the serial I/O started receiving the next data before reading the		
	U2RB register and received the bit one before the last stop bit of the next data		
	Framing error		
	This error occurs when the number of stop bits set is not detected		
	Parity error		
	During reception, if a parity error is detected, parity error signal is output from the		
	TxD2 pin.		
	During transmission, a parity error is detected by the level of input to the RxD2 pin		
	when a transmission interrupt occurs		
	Error sum flag		
	This flag is set to "1" when any of the overrun, framing, and parity errors is encountered		

Table 1.15.16 SIM Mode Specifications

Note 1: If an overrun error occurs, the value of U2RB register will be indeterminate. The IR bit of S2RIC register does not change.

Note 2: A transmit interrupt request is generated by setting the U2IRS bit in the U2C1 register to "1" (transmit is completed) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to set the IR bit to "0" (interrupt not requested) after setting these bits.

Register	Bit	Function		
U2TB (Note)	0 to 7	Set transmission data		
U2RB (Note)	0 to 7	Reception data can be read		
	OER,FER,PER,SUM	Error flag		
U2BRG	0 to 7	Set a transfer rate		
U2MR				
	CKDIR	Select the internal clock or external clock		
	STPS	Set to "0"		
	PRY	Set this bit to "1" for direct format or "0" for inverse format		
	PRYE	Set to "1"		
	IOPOL	Set to "0"		
U2C0	CLK1, CLK0	Select the count source for the U2BRG register		
	CRS	Invalid because CRD = 1		
	TXEPT	Transmit register empty flag		
	CRD	Set to "1"		
	NCH	Set to "0"		
	CKPOL	Set to "0"		
	UFORM	Set this bit to "0" for direct format or "1" for inverse format		
U2C1	TE	Set this bit to "1" to enable transmission		
	TI	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS	Set to "1"		
	U2RRM	Set to "0"		
	U2LCH	Set this bit to "0" for direct format or "1" for inverse format		
	U2ERE	Set to "1"		
U2SMR (Note)	0 to 3	Set to "0"		
U2SMR2	0 to 7	Set to "0"		
U2SMR3	0 to 7	Set to "0"		
U2SMR4	0 to 7	Set to "0"		

Note: Not all register bits are described above. Set those bits to "0" when writing to the registers in SIM mode.





Figure 1.15.30 Transmit and Receive Timing in SIM Mode

Figure 1.15.31 shows the example of connecting the SIM interface. Connect T_xD_2 and R_xD_2 and apply pull-up.





(a) Parity Error Signal Output

The parity error signal is enabled by setting the U2C1 register's U2ERE bit to "1".

When receiving

The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TxD_2 output low with the timing shown in Figure 1.15.32. If the R2RB register is read while outputting a parity error signal, the PER bit is set to "0" and at the same time the TxD_2 output is returned high.

When transmitting

A transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RxD₂ pin in a transmission-finished interrupt service routine.

Figure 1.15.32 shows the output timing of the parity error signal

Transfer clock				
RxD2	"H"	D7 (P) SP		
TxD2	"H" (Note)			
U2C1 register RI bit	"1" "0"			
This timing diag	This timing diagram applies to the case where the direct format is ST: Start bit implemented. P: Even Parity			
	Note: The output of microcomputer is in the high-impedance state (pulled up externally).			

Figure 1.15.32 Parity Error Signal Output Timing

(b) Format

Direct Format

Set the U2MR register's PRY bit to "1", U2C0 register's UFORM bit to "0" and U2C1 register's U2LCH bit to "0".

Inverse Format

Set the PRY bit to "0", UFORM bit to "1" and U2LCH bit to "1".

Figure 1.15.33 shows the SIM interface format.

(1) Direct	format
Transfer clock	
TxD2	"H"
	P : Even parity
(2) Invers	e format
Transfer clock	$\mathbb{T}_{\mathbb{T}_{n}}^{\mathbb{T}_{n}} \models \mathbb{T}_{\mathbb{T}_{n}} = \mathbb{T}_{\mathbb{T}_{n}} = \mathbb{T}_{\mathbb{T}_{n}}^{\mathbb{T}_{n}} = \mathbb{T}_{n}^{\mathbb{T}_{n}}^{\mathbb{T}_{n}} = \mathbb{T}_{n}^{\mathbb{T}_{n}} = \mathbb{T}_{n}^{\mathbb{T}_{n}}^{\mathbb{T}_{n}} = \mathbb{T}_{n}^{\mathbb{T}_{n}^{\mathbb{T}_{n}}^{\mathbb{T}_{n}}^{\mathbb{T}_{n}}^{\mathbb{T}_{n}}^{\mathbb{T}_{n}$
TxD2	"H" <u>(D7)(D6)(D5)(D4)(D3)(D2)(D1)(D0)(P)</u>
	P : Odd parity

Figure 1.15.33 SIM Interface Format

SI/O3

SI/O3 is exclusive clock-synchronous serial I/O.

Figure 1.15.34 shows the block diagram of SI/O3, and Figure 1.15.35 shows the SI/O3-related registers. Table 1.15.18 lists the specifications of SI/O3.




Figure 1.15.34 SI/O3 Block Diagram




Table 1.15.18 SI/O3 Specifications

Item	Specification				
Transfer data format	Transfer data length: 8 bits				
Transfer clock	 S3C register's SM36 bit = 1 (internal clock) : fj/ 2(n+1) 				
	$fj = f_{1SIO}, f_{8SIO}, f_{32SIO}, n = Setting value of S3BRG register 0016 to FF_{16}$.				
	 SM36 bit = 0 (external clock) : Input from CLK₃ pin (Note 1) 				
Transmission/reception	Before transmission/reception can start, the following requirements must be met				
start condition	Write transmit data to the S3TRR register (Notes 2, 3)				
Interrupt request	When S3C register's SM34 bit = 0				
generation timing	The rising edge of the last transfer clock pulse (Note 4)				
	• When SM34 = 1				
	The falling edge of the last transfer clock pulse (Note 4)				
CLK ₃ pin function	I/O port, transfer clock input, transfer clock output				
Souts pin function	I/O port, transmit data output, high-impedance				
SIN3 pin function	I/O port, receive data input				
Select function	LSB first or MSB first selection				
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7				
	can be selected				
	 Function for setting an South initial value set function 				
	When the S3C register's SM36 bit = 0 (external clock), the Souts pin output level				
	while not transmitting can be selected.				
	CLK polarity selection				
	Whether transmit data is output/input timing at the rising edge or falling edge of				
	transfer clock can be selected.				

Note 1: To set the S3C register's SM36 bit to "0" (external clock), follow the procedure described below.

 If the S3C register's SM34 bit = 0, write transmit data to the S3TRR register while input on the CLK₃ pin is high. The same applies when rewriting the S3C register's SM37 bit.

- If the SM34 bit = 1, write transmit data to the S3TRR register while input on the CLK₃ pin is low. The same applies when rewriting the SM37 bit.
- Because shift operation continues as long as the transfer clock is supplied to the SI/O3 circuit, stop the transfer clock after supplying eight pulses. If the SM36 bit = 1 (internal clock), the transfer clock automatically stops.
- Note 2: Unlike UART0 to UART2, SI/O3 is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the S3TRR register during transmission.
- Note 3: When the S3C register's SM36 bit = 1 (internal clock), Soutt retains the last data for a 1/2 transfer clock period after completion of transfer and, thereafter, goes to a high-impedance state. However, if transmit data is written to the S3TRR register during this period, Soutt immediately goes to a high-impedance state, with the data hold time thereby reduced.
- Note 4: When the S3C register's SM36 bit = 1 (internal clock), the transfer clock stops in the high state if the SM34 bit = 0, or stops in the low state if the SM34 bit = 1.

Figure 1.15.36 shows the SI/O3 operation timing.




Figure 1.15.36 SI/O3 Operation Timing

(b) CLK Polarity Selection

The S3C register's SM34 bit allows selection of the polarity of the transfer clock. Figure 1.15.37 shows the polarity of the transfer clock.

(1) When S3C register's SM34 bit = 0	
СЬКЗ	(Note 1)
SIN3 D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7	
SOUT3 D0 D1 D2 D3 D4 D5 D6 D7	
(2) When S3C register's SM34 bit = 1	
	(Note 2)
SIN3 D0 × D1 × D2 × D3 × D4 × D5 × D6 × D7	
SOUT3 D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7	
 *This diagram applies to the case where the S3C register bits are set as follows: SM35 = 0 (LSB first) SM36 = 1 (internal clock) 	
Note 1: When the SM36 bit = 1 (internal clock), a high level is output from the CLK transferring data. Note 2: When the SM36 bit = 1 (internal clock), a low level is output from the CLKs transferring data.	

Figure 1.15.37 Polarity of Transfer Clock

(c) Functions for Setting an Souts Initial Value

If the S3C register's SM36 bit = 0 (external clock), the Souts pin output can be fixed high or low when not transferring. Figure 1.15.38 shows the timing chart for setting an Souts initial value and how to set it.




Figure 1.15.38 Sours's Initial Value Setting

A-D Converter

The microcomputer contains one A-D converter circuit based on 10-bit successive approximation method configured with a capacitive-coupling amplifier. The analog inputs share the pins with P10₀ to P10₇, P9₅, P9₆, P0₀ to P0₇, and P2₀ to P2₇. Similarly, AD_{TRG} input shares the pin with P9₇. Therefore, when using these inputs, make sure the corresponding port direction bits are set to "0" (input mode).

When not using the A-D converter, set the VCUT bit to "0" (V_{REF} unconnected), so that no current will flow from the V_{REF} pin into the resistor ladder, helping to reduce the power consumption of the chip.

The A-D conversion result is stored in the ADi register bits for AN_i, AN_{0i}, and AN_{2i} pins (i = 0 to 7).

Table 1.16.1 shows the performance of the A-D converter. Figure 1.16.1 shows the block diagram of the A-D converter, and Figures 1.16.2 and 1.16.3 show the A-D converter-related registers.

Item	Performance
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)
Analog input voltage (Note 1)	0V to AVcc (Vcc)
Operating clock <i>q</i> AD (Note 2)	faD, divide-by-2 of faD, divide-by-3 of faD, divide-by-4 of faD, divide-by-6 of faD,
	divide-by-12 of fad
Resolution	8 bits or 10 bits (selectable)
Integral nonlinearity error	With 8-bit resolution: ±2LSB
	With 10-bit resolution : ±3LSB
	When external operation amp connection mode is selected : ±7LSB
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0,
	and repeat sweep mode 1
Analog input pins	8 pins (AN ₀ to AN ₇) + 2 pins (ANEX0 and ANEX1) + 8 pins (AN ₀₀ to AN ₀₇)
	+ 8 pins (AN20 to AN27)
A-D conversion start condition	Software trigger
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	External trigger (retriggerable)
	Input on the $\overline{AD_{TRG}}$ pin changes state from high to low after the ADST bit is set
	to "1" (A-D conversion starts)
Conversion speed per pin	Without sample and hold function
	8-bit resolution: 49 (AD cycles, 10-bit resolution: 59 (AD cycles
	With sample and hold function
	8-bit resolution: 28 (AD cycles, 10-bit resolution: 33 (AD cycles

Note 1: Does not depend on use of sample and hold function.

Note 2: Operation clock frequency (ϕ_{AD} frequency) must be 10 MHz or less.

A case without sample-and-hold function, turn (ϕ_{AD} frequency) into 250 kHz or more.

A case with the sample and hold function, turn (ϕ_{AD} frequency) into 1 MHz or more.

A-D Converter





Figure 1.16.1 A-D Converter Block Diagram

b6 b5 b4 b3 b2 b1 b0	Symbol ADCON0		After reset 00000XXX2
	Bit symbol	Bit name	Function
	CH0		
	CH1	Analog input pin select bit	Function varies with each operation mode
	CH2		
	MD0	A-D operation mode	0 0 : One-shot mode 0 1 : Repeat mode
	MD1	select bit 0	1 0 : Single sweep mode 1 1 : Repeat sweep mode 0 or Repeat sweep mode 1
l	TRG	Trigger select bit	0 : Software trigger 1 : ADTRG trigger
	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started
	CKS0	Frequency select bit 0	See Note 2 for the ADCON2 register
e: If the ADCON0 register) control register 1	(Note 1)	-	nversion result will be indetermina
) control register 1		Address	0
) control register 1	(Note 1) Symbol	Address	onversion result will be indetermina
) control register 1	(Note 1) Symbol ADCON1	Address 03D716 Bit name	After reset
) control register 1	(Note 1) Symbol ADCON1 Bit symbol	Address 03D716	After reset 0016 Function
) control register 1	(Note 1) Symbol ADCON1 Bit symbol SCAN0	Address 03D716 Bit name	After reset 0016 Function varies
) control register 1	(Note 1) Symbol ADCON1 Bit symbol SCAN0 SCAN1	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode	After reset 0016 Function Function of the each operation mode 0 : Any mode other than repeat sweep mode 1
) control register 1	(Note 1) Symbol ADCON1 Bit symbol SCAN0 SCAN1 MD2	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1	After reset 0016 Function Function Varies with each operation mode 0 : Any mode other than repeat sweep mode 1 1 : Repeat sweep mode 1 0 : 8-bit mode
) control register 1	(Note 1) Symbol ADCON1 Bit symbol SCAN0 SCAN1 MD2 BITS	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit	After reset 0016 Function Function O : Any mode other than repeat sweep mode 1 1 : Repeat sweep mode 1 0 : 8-bit mode 1 : 10-bit mode See Note 2 for the ADCON2
) control register 1	(Note 1) Symbol ADCON1 Bit symbol SCAN0 SCAN1 MD2 BITS CKS1	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1	After reset 0016 Function Function varies with each operation mode 0 : Any mode other than repeat sweep mode 1 1 : Repeat sweep mode 1 0 : 8-bit mode 1 : 10-bit mode See Note 2 for the ADCON2 register 0 : VREF not connected






Figure 1.16.3 ADCON2 Register, and AD0 to AD7 Registers

(1) One-shot Mode

In this mode, the input voltage on one selected pin is A-D converted once. Table 1.16.2 lists the specifications of one-shot mode. Figure 1.16.4 shows the ADCON0 and ADCON1 registers in one-shot mode.

ltem	Specification
Function	The input voltage on one pin selected by the ADCON0 register's CH2 to CH0
	bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits or the ADCON1
	register's OPA1 to OPA0 bits is A-D converted once.
A-D conversion start condition	 When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	 When the TRG bit is "1" (ADTRG trigger)
	Input on the $\overline{\text{AD}_{\text{TRG}}}$ pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condition	Completion of A-D conversion (If a software trigger is selected, the ADST bit
	is set to "0" (A-D conversion halted).)
	Set the ADST bit to "0"
Interrupt request generation timing	Completion of A-D conversion
Analog input pin	Select one pin from ANo to AN7, ANoo to ANo7, AN2o to AN27, ANEXO to ANEX1
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

Table 1.16.2 One-shot Mode Specifications

A-D control register 0	(Note 1)			
b7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON0	Address 03D616	After reset 00000XXX2	
	Bit symbol	Bit name	Function	RW
	CH0		^{b2 b1 b0} 0 0 0 : AN ₀ is selected 0 0 1 : AN ₁ is selected	RW
	CH1	Analog input pin select bit	0 1 0 : AN ₂ is selected 0 1 1 : AN ₃ is selected 1 0 0 : AN ₄ is selected	RW
	CH2		1 0 1 : AN₅ is selected 1 1 0 : AN₅ is selected (Note 2) 1 1 1 : AN₂ is selected (Note 3)	RW
	MD0	A-D operation mode	b4 b3	RW
	MD1	select bit 0	0 0 : One-shot mode (Note 3)	RW
	TRG	Trigger select bit	0 : Software trigger 1 : ADTRG trigger	RW
	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RW
	CKS0	Frequency select bit 0	See Note 2 for the ADCON2 register	RW

Note 1: If the ADCON0 register is rewritten during A-D conversion, the conversion result will be indeterminate. Note 2: AN₀₀ to AN₀₇, and AN₂₀ to AN₂₇ can be used in same way as AN₀ to AN₇. Use the ADCON2 register's ADGSEL1 to ADGSEL0 bits to select the desired pin.

Note 3: After rewriting the MD1 to MD0 bits, set the CH2 to CH0 bits over again using another instruction.

A-D control register 1 (Note 1)

b7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON1		After reset 0016	
	Bit symbol	Bit name	Function	RW
	SCAN0	A-D sweep pin select bit	Invalid in one-shot mode	RW
	SCAN1		Invalid in one-shot mode	RW
	MD2	A-D operation mode select bit 1	Set to "0" when one-shot mode is selected	RW
	BITS	8/10-bit mode select bit	0 : 8-bit mode 1 : 10-bit mode	RW
	CKS1	Frequency select bit 1	See Note 2 for the ADCON2 register	RW
	VCUT	VREF connect bit (Note 2)	1 : VREF connected	RW
l	OPA0	External op-amp	0 0 : ANEX0 and ANEX1 are not used 0 1 : ANEX0 input is A-D converted	RW
L	OPA1	connection mode bit	1 0 : ANEX1 input is A-D converted 1 1 : External op-amp connection mode	RW
Note 1: If the ADCON1 regis	ter is rewritten o	during A-D conversion, the a	conversion result will be indeterminat	e.

Note 1: If the ADCON1 register is rewritten during A-D conversion, the conversion result will be indeterminate. Note 2: If the VCUT bit is reset from "0" (VREF unconnected) to "1" (VREF connected), wait for 1 μs or more before starting A-D conversion.

Figure 1.16.4 ADCON0 Register and ADCON1 Register in One-shot Mode

(2) Repeat Mode

In this mode, the input voltage on one selected pin is A-D converted repeatedly. Table 1.16.3 lists the specifications of repeat mode. Figure 1.16.5 shows the ADCON0 and ADCON1 registers in repeat mode.

Item	Specification
Function	The input voltage on one pin selected by the ADCON0 register's CH2 to CH0
	bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits or the ADCON1
	register's OPA1 to OPA0 bits is A-D converted repeatedly.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	 When the TRG bit is "1" (ADTRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condition	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pin	Select one pin from ANo to AN7, ANoo to ANo7, AN2o to AN27, ANEXO to ANEX1
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

Table 1.16.3 Repeat Mode Specifications

7 b6 b5 b4 b3 b2 b1 b0 0 1	Symbol ADCON		After reset 00000XXX2	
	Bit symbol	Bit name	Function	RW
	CH0		^{b2 b1 b0} 0 0 0 : AN ₀ is selected 0 0 1 : AN ₁ is selected	R٧
	CH1	Analog input pin select bit	0 1 0 : AN_2 is selected 0 1 1 : AN_3 is selected 1 0 0 : AN_4 is selected	RV
	CH2		$\begin{array}{c} 1 \ 0 \ 1 : AN_5 \text{ is selected} \\ 1 \ 1 \ 0 : AN_6 \text{ is selected} & (Note \ 2) \\ 1 \ 1 \ 1 : AN_7 \text{ is selected} & (Note \ 3) \end{array}$	R۷
· · · · · · · · · · · · · · · · · · ·	MD0	A-D operation mode	b4 b3	RV
	MD1	select bit 0	0 1 : Repeat mode (Note 3)	R١
,	TRG	Trigger select bit	0 : Software trigger 1 : ADTRG trigger	R۷
	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	R۱
	CKS0	Frequency select bit 0	See Note 2 for the ADCON2 register	R۱
te 2: AN ₀₀ to AN ₀₇ , and A ADGSEL1 to ADGSE	N ₂₀ to AN ₂₇ ca EL0 bits to sele D1 to MD0 bits (Note 1)	in be used in same way as ct the desired pin. , set the CH2 to CH0 bits ove	conversion result will be indeterminat AN₀ to AN7. Use the ADCON2 reg er again using another instruction.	
te 2: AN ₀₀ to AN ₀₇ , and A ADGSEL1 to ADGSE te 3: After rewriting the MI •D control register 1	N20 to AN27 ca EL0 bits to sele D1 to MD0 bits (Note 1) Symbol ADCON1	n be used in same way as ct the desired pin. , set the CH2 to CH0 bits ov Address 03D716	AN₀ to AN7. Use the ADCON2 reg er again using another instruction. After reset 0016	iste
te 2: AN ₀₀ to AN ₀₇ , and A ADGSEL1 to ADGSE te 3: After rewriting the MI -D control register 1	N ₂₀ to AN ₂₇ ca EL0 bits to sele D1 to MD0 bits (Note 1) J Symbol	an be used in same way as ct the desired pin. , set the CH2 to CH0 bits ov Address	AN₀ to AN7. Use the ADCON2 reg er again using another instruction. After reset	iste
te 2: AN ₀₀ to AN ₀₇ , and A ADGSEL1 to ADGSE te 3: After rewriting the MI -D control register 1	N20 to AN27 ca EL0 bits to sele D1 to MD0 bits (Note 1) Symbol ADCON1 Bit symbol SCAN0	n be used in same way as ct the desired pin. , set the CH2 to CH0 bits ov Address 03D716	AN₀ to AN7. Use the ADCON2 reg er again using another instruction. After reset 0016	ISTE RI
te 2: AN ₀₀ to AN ₀₇ , and A ADGSEL1 to ADGSE te 3: After rewriting the MI \overline{D} control register 1 $7 \ b6 \ b5 \ b4 \ b3 \ b2 \ b1 \ b0$	N20 to AN27 ca EL0 bits to sele D1 to MD0 bits (Note 1) Symbol ADCON1 Bit symbol	Address 03D716 01 Address	AN₀ to AN7. Use the ADCON2 reg er again using another instruction. After reset 0016 Function	ISTE RI
te 2: AN ₀₀ to AN ₀₇ , and A ADGSEL1 to ADGSE te 3: After rewriting the MI \overline{D} control register 1 $7 \ b6 \ b5 \ b4 \ b3 \ b2 \ b1 \ b0$	N20 to AN27 ca EL0 bits to sele D1 to MD0 bits (Note 1) Symbol ADCON1 Bit symbol SCAN0	Address 03D716 01 Address	AN₀ to AN7. Use the ADCON2 reg er again using another instruction. After reset 0016 Function	RI RI RI
te 2: AN ₀₀ to AN ₀₇ , and A ADGSEL1 to ADGSE te 3: After rewriting the MI \overline{D} control register 1 $7 \ b6 \ b5 \ b4 \ b3 \ b2 \ b1 \ b0$	N20 to AN27 ca EL0 bits to sele D1 to MD0 bits (Note 1) Symbol ADCON1 Bit symbol SCAN0 SCAN1	Address 03D716 A-D sweep pin select bit A-D operation mode	AN₀ to AN7. Use the ADCON2 reg er again using another instruction. After reset 0016 Function Invalid in repeat mode Set to "0" when repeat mode is	R\ R\ R\
te 2: AN ₀₀ to AN ₀₇ , and A ADGSEL1 to ADGSE te 3: After rewriting the MI \overline{D} control register 1 $7 \ b6 \ b5 \ b4 \ b3 \ b2 \ b1 \ b0$	N20 to AN27 ca ELO bits to sele D1 to MD0 bits (Note 1) Symbol ADCON1 Bit symbol SCAN0 SCAN1 MD2	Address 03D716 A-D sweep pin select bit A-D operation mode select bit 1	AN₀ to AN7. Use the ADCON2 reg er again using another instruction. After reset 0016 Function Invalid in repeat mode Set to "0" when repeat mode is selected 0 : 8-bit mode	R\ R\ R\ R\
te 2: AN ₀₀ to AN ₀₇ , and A ADGSEL1 to ADGSE te 3: After rewriting the MI \overline{D} control register 1 $7 \ b6 \ b5 \ b4 \ b3 \ b2 \ b1 \ b0$	N20 to AN27 ca EL0 bits to sele D1 to MD0 bits (Note 1) Symbol ADCON1 Bit symbol SCAN0 SCAN1 MD2 BITS	Address 03D716 A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit	AN₀ to AN7. Use the ADCON2 reg er again using another instruction. After reset 0016 Function Invalid in repeat mode Set to "0" when repeat mode is selected 0 : 8-bit mode 1 : 10-bit mode See Note 2 for the ADCON2	
te 2: AN ₀₀ to AN ₀₇ , and A ADGSEL1 to ADGSE te 3: After rewriting the MI \overline{D} control register 1 $7 \ b6 \ b5 \ b4 \ b3 \ b2 \ b1 \ b0$	N20 to AN27 ca EL0 bits to sele D1 to MD0 bits (Note 1) Symbol ADCON1 Bit symbol SCAN0 SCAN1 MD2 BITS CKS1	Address 03D716 A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1	AN₀ to AN7. Use the ADCON2 reg er again using another instruction. After reset 0016 Function Invalid in repeat mode Set to "0" when repeat mode is selected 0 : 8-bit mode 1 : 10-bit mode See Note 2 for the ADCON2 register	



(3) Single Sweep Mode

In this mode, the input voltages on selected pins are A-D converted, one pin at a time. Table 1.16.4 lists the specifications of single sweep mode. Figure 1.16.6 shows the ADCON0 and ADCON1 registers in single sweep mode.

Item	Specification
Function	The input voltages on pins selected by the ADCON1 register's SCAN1 to
	SCAN0 bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits are A-D
	converted, one pin at a time.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	 When the TRG bit is "1" (ADTRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condition	Completion of A-D conversion (If a software trigger is selected, the ADST bit
	is set to "0" (A-D conversion halted).)
	• Set the ADST bit to "0"
Interrupt request generation timing	Completion of A-D conversion
Analog input pin	Select from AN ₀ to AN ₁ (2 pins), AN ₀ to AN ₃ (4 pins), AN ₀ to AN ₅ (6 pins), AN ₀
	to AN ₇ (8 pins) (Note)
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

Note: AN_{00} to AN_{07} , and AN_{20} to AN_{27} can be used in the same way as AN_0 to AN_7 .

1 0 1 0 1 0	Symbol ADCONC		After reset 00000XXX2	
	Bit symbol	Bit name	Function	R١
	CH0			R١
	CH1	Analog input pin select bit	Invalid in single sweep mode	R
	CH2			R١
	MD0	A-D operation mode	b4 b3	R١
	MD1	select bit 0	1 0 : Single sweep mode	R۱
	TRG	Trigger select bit	0 : Software trigger 1 : ADTRG trigger	R١
	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	R١
			See Note 2 for the ADCON2	
Lote: If the ADCON0 register A-D control register 1	(Note 1) Symbol	Address	register nversion result will be indeterminate. After reset	
A-D control register 1	r is rewritten du (Note 1) Symbol ADCON1	Address 03D716	register nversion result will be indeterminate. After reset 0016	
1-D control register 1	r is rewritten du (Note 1) Symbol	uring A-D conversion, the co Address	register nversion result will be indeterminate. After reset 0016 Function	
A-D control register 1	r is rewritten du (Note 1) Symbol ADCON1	Address 03D716 Bit name	register nversion result will be indeterminate. After reset 0016	
-D control register 1	r is rewritten du (Note 1) Symbol ADCON1 Bit symbol	Address 03D716	register nversion result will be indeterminate. After reset 0016 Function When single sweep mode is selected	R\
1-D control register 1	r is rewritten du (Note 1) Symbol ADCON1 Bit symbol SCAN0	Address 03D716 Bit name	register nversion result will be indeterminate. After reset 0016 Function When single sweep mode is selected ^{b1 b0} 0 0 : AN ₀ , AN ₁ (2 pins) 0 1 : AN ₀ to AN ₃ (4 pins) 1 0 : AN ₀ to AN ₅ (6 pins)	RI
A-D control register 1	r is rewritten du (Note 1) Symbol ADCON1 Bit symbol SCAN0 SCAN1	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode	register nversion result will be indeterminate. After reset 0016 Function When single sweep mode is selected ^{b1 b0} 0 0 : AN ₀ , AN ₁ (2 pins) 0 1 : AN ₀ to AN ₃ (4 pins) 1 0 : AN ₀ to AN ₅ (6 pins) 1 1 : AN ₀ to AN ₇ (8 pins) (Note 2) Set to "0" when single sweep mode	R\ R\ R\
1-D control register 1	r is rewritten du (Note 1) Symbol ADCON1 Bit symbol SCAN0 SCAN1 MD2	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1	register nversion result will be indeterminate. After reset 0016 Function When single sweep mode is selected ^{b1 b0} 0 0 : AN ₀ , AN ₁ (2 pins) 0 1 : AN ₀ to AN ₃ (4 pins) 1 0 : AN ₀ to AN ₅ (6 pins) 1 1 : AN ₀ to AN ₇ (8 pins) (Note 2) Set to "0" when single sweep mode is selected 0 : 8-bit mode	R\
1-D control register 1	r is rewritten du (Note 1) Symbol ADCON1 Bit symbol SCAN0 SCAN1 MD2 BITS	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit	register nversion result will be indeterminate. After reset 0016 Function When single sweep mode is selected ^{b1 b0} 0 0 : AN ₀ , AN ₁ (2 pins) 0 1 : AN ₀ to AN ₃ (4 pins) 1 0 : AN ₀ to AN ₃ (4 pins) 1 0 : AN ₀ to AN ₅ (6 pins) 1 1 : AN ₀ to AN ₇ (8 pins) (Note 2) Set to "0" when single sweep mode is selected 0 : 8-bit mode 1 : 10-bit mode See Note 2 for the ADCON2	
A-D control register 1	r is rewritten du (Note 1) Symbol ADCON1 Bit symbol SCAN0 SCAN1 MD2 BITS CKS1	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1	register nversion result will be indeterminate. After reset 0016 Function When single sweep mode is selected ^{b1 b0} 0 0 : AN ₀ , AN ₁ (2 pins) 0 1 : AN ₀ to AN ₃ (4 pins) 1 0 : AN ₀ to AN ₃ (4 pins) 1 0 : AN ₀ to AN ₅ (6 pins) 1 1 : AN ₀ to AN ₇ (8 pins) (Note 2) Set to "0" when single sweep mode is selected 0 : 8-bit mode 1 : 10-bit mode See Note 2 for the ADCON2 register	R\ R\ R\ R\



(4) Repeat Sweep Mode 0

In this mode, the input voltages on selected pins are A-D converted repeatedly. Table 1.16.5 lists the specifications of repeat sweep mode 0. Figure 1.16.7 shows the ADCON0 and ADCON1 registers in repeat sweep mode 0.

Item	Specification
Function	The input voltages on pins selected by the ADCON1 register's SCAN1 to
	SCAN0 bits and ADCON2 register's ADGSEL1 to ADGSEL0 bits are A-D
	converted repeatedly.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	• When the TRG bit is "1" (ADTRG trigger)
	Input on the $\overline{AD_{TRG}}$ pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condition	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pin	Select from AN ₀ to AN ₁ (2 pins), AN ₀ to AN ₃ (4 pins), AN ₀ to AN ₅ (6 pins), AN ₀
	to AN ₇ (8 pins) (Note)
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

Note: AN₀₀ to AN₀₇, and AN₂₀ to AN₂₇ can be used in the same way as AN₀ to AN₇.

b7 b6 b5 b4 b3 b2 b1	Symbol		After reset 00000XXX2	
	Bit symbol	Bit name	Function	RV
	СН0			RV
L	СН1	Analog input pin select bit	Invalid in repeat sweep mode 0	R۷
·	СН2			RV
	MD0	A-D operation mode	1 1 : Repeat sweep mode 0 or	R١
	MD1	select bit 0	Repeat sweep mode 1	R١
	TRG	Trigger select bit	0 : Software trigger 1 : ADTRG trigger	RV
	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	R۱
	CKS0	Frequency select bit 0	See Note 2 for the ADCON2 register	R۱
A-D control register	[·] 1 (Note 1) ^{b0} Symbol ADCON ⁻		After reset 0016	
b7 b6 b5 b4 b3 b2 b1	^{b0} Symbol ADCON [−]	1 03D716	0016	
b7 b6 b5 b4 b3 b2 b1	50 Symbol		0016 Function	R
b7 b6 b5 b4 b3 b2 b1	^{b0} Symbol ADCON [−]	Bit name	0016 Function When repeat sweep mode 0 is selected b1 b0 0 0 : ANo, AN1 (2 pins)	
b7 b6 b5 b4 b3 b2 b1	^{b0} Symbol ADCON Bit symbol	1 03D716	0016 Function When repeat sweep mode 0 is selected	R١
b7 b6 b5 b4 b3 b2 b1	b0 Symbol ADCON Bit symbol SCAN0	Bit name	0016 Function When repeat sweep mode 0 is selected ^{b1 b0} 0 0 : AN ₀ , AN ₁ (2 pins) 0 1 : AN ₀ to AN ₃ (4 pins) 1 0 : AN ₀ to AN ₅ (6 pins)	R\ R\
b7 b6 b5 b4 b3 b2 b1	Bit symbol SCAN0 SCAN1	A-D sweep pin select bit	0016 Function When repeat sweep mode 0 is selected ^{b1 b0} 0 0 : AN ₀ , AN ₁ (2 pins) 0 1 : AN ₀ to AN ₃ (4 pins) 1 0 : AN ₀ to AN ₃ (6 pins) 1 1 : AN ₀ to AN ₇ (8 pins) (Note 2) Set to "0" when repeat sweep	R\ R\ R\
b7 b6 b5 b4 b3 b2 b1	Bit symbol SCAN0 SCAN1 MD2	A-D sweep pin select bit A-D operation mode select bit 1	0016 Function When repeat sweep mode 0 is selected ^{b1 b0} 0 0 : AN ₀ , AN ₁ (2 pins) 0 1 : AN ₀ to AN ₃ (4 pins) 1 0 : AN ₀ to AN ₃ (6 pins) 1 0 : AN ₀ to AN ₅ (6 pins) 1 1 : AN ₀ to AN ₇ (8 pins) (Note 2) Set to "0" when repeat sweep mode 0 is selected 0 : 8-bit mode	
b7 b6 b5 b4 b3 b2 b1	Bit symbol Bit symbol SCAN0 SCAN1 MD2 BITS	A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit	0016 Function When repeat sweep mode 0 is selected ^{b1 b0} 0 0 : AN ₀ , AN ₁ (2 pins) 0 1 : AN ₀ to AN ₃ (4 pins) 1 0 : AN ₀ to AN ₃ (6 pins) 1 1 : AN ₀ to AN ₇ (8 pins) (Note 2) Set to "0" when repeat sweep mode 0 is selected 0 : 8-bit mode 1 : 10-bit mode See Note 2 for the ADCON2	
b7 b6 b5 b4 b3 b2 b1	b0 Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 BITS CKS1	A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1	0016 Function When repeat sweep mode 0 is selected b1 b0 0 0 : ANo, AN1 (2 pins) 0 1 : ANo to AN3 (4 pins) 1 0 : ANo to AN5 (6 pins) 1 1 : ANo to AN7 (8 pins) (Note 2) Set to "0" when repeat sweep mode 0 is selected 0 : 8-bit mode 1 : 10-bit mode See Note 2 for the ADCON2 register	
b7 b6 b5 b4 b3 b2 b1	b0 Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 BITS CKS1	A-D sweep pin select bit A-D operation mode select bit 1 8/10-bit mode select bit Frequency select bit 1	0016 Function When repeat sweep mode 0 is selected b1 b0 0 0 : ANo, AN1 (2 pins) 0 1 : ANo to AN3 (4 pins) 1 0 : ANo to AN5 (6 pins) 1 1 : ANo to AN7 (8 pins) (Note 2) Set to "0" when repeat sweep mode 0 is selected 0 : 8-bit mode 1 : 10-bit mode See Note 2 for the ADCON2 register	

Figure 1.16.7 ADCON0 Register and ADCON1 Register in Repeat Sweep Mode 0

RENESAS

(5) Repeat Sweep Mode 1

In this mode, the input voltages on all pins are A-D converted repeatedly, with priority given to the selected pins. Table 1.16.6 lists the specifications of repeat sweep mode 1. Figure 1.16.8 shows the ADCON0 and ADCON1 registers in repeat sweep mode 1.

Item	Specification
Function	The input voltages on all pins selected by the ADCON2 register's ADGSEL1 to
	ADGSEL0 bits are A-D converted repeatedly, with priority given to pins se-
	lected by the ADCON1 register's SCAN1 to SCAN0 bits and ADGSEL1 to
	ADGSEL0 bits.
	Example : If AN ₀ selected, input voltages are A-D converted in order of
	$AN_0 \rightarrow AN_1 \rightarrow AN_0 \rightarrow AN_2 \rightarrow AN_0 \rightarrow AN_3$, and so on.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	• When the TRG bit is "1" (ADTRG trigger)
	Input on the $\overline{AD_{TRG}}$ pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condition	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pins to be given	Select from AN ₀ (1 pin), AN ₀ to AN ₁ (2 pins), AN ₀ to AN ₂ (3 pins), AN ₀ to AN ₃ (4
priority when A-D converted	pins) (Note)
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

Note: AN_{00} to AN_{07} , and AN_{20} to AN_{27} can be used in the same way as AN_0 to AN_7 .

Figure 1.16.8 ADCON0 Register and ADCON1 Register in Repeat Sweep Mode 1

(a) Resolution Select Function

The desired resolution can be selected using the ADCON1 register's BITS bit. If the BITS bit is set to "1" (10-bit conversion accuracy), the A-D conversion result is stored in the ADI register (i = 0 to 7)'s bit 0 to bit 9. If the BITS bit is set to "0" (8-bit conversion accuracy), the A-D conversion result is stored in the ADI register's bit 0 to bit 7.

(b) Sample and Hold

If the ADCON2 register's SMP bit is set to "1" (with sample-and-hold), the conversion speed per pin is increased to 28 ϕ_{AD} cycles for 8-bit resolution or 33 ϕ_{AD} cycles for 10-bit resolution. Sample-and-hold is effective in all operation modes. Select whether or not to use the sample-and-hold function before starting A-D conversion.

(c) Extended Analog Input Pins

In one-shot and repeat modes, the ANEX0 and ANEX1 pins can be used as analog input pins. Use the ADCON1 register's OPA1 to OPA0 bits to select whether or not use ANEX0 and ANEX1.

The A-D conversion results of ANEX0 and ANEX1 inputs are stored in the AD0 and AD1 registers, respectively.

(d) External Operation Amp Connection Mode

Multiple analog inputs can be amplified using a single external op-amp via the ANXE0 and ANEX1 pins. Set the ADCON1 register's OPA1 to OPA0 bits to "11²" (external op-amp connection mode). The inputs from ANi (i = 0 to 7) (Note) are output from the ANEX0 pin. Amplify this output with an external op-amp before sending it back to the ANEX1 pin. The A-D conversion result is stored in the corresponding ADi register. The A-D conversion speed depends on the response characteristics of the external op-amp. Note that the ANXE0 and ANEX1 pins cannot be directly connected to each other. Figure 1.16.9 shows an example of how to connect the pins in external operation amp.

Note: AN_{0i} and AN_{2i} can be used the same as AN_{i} .




Figure 1.16.9 External Op-amp Connection

(e) Current Consumption Reducing Function

When not using the A-D converter, its resistor ladder and reference voltage input pin (VREF) can be separated using the ADCON1 register's VCUT bit. When separated, no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

To use the A-D converter, set the VCUT bit to "1" (V_{REF} connected) and then set the ADCON0 register's ADST bit to "1" (A-D conversion start). The VCUT and ADST bits cannot be set to "1" at the same time. Nor can the VCUT bit be set to "0" (V_{REF} unconnected) during A-D conversion.

Note that this does not affect VREF for the D-A converter (irrelevant).

(f) Analog Input Pin and External Sensor Equivalent Circuit Example

Figure 1.16.10 shows analog input pin and external sensor equivalent circuit example.




Figure 1.16.10 Analog Input Pin and External Sensor Equivalent Circuit

D-A Converter

This is an 8-bit, R-2R type D-A converter. These are two independent D-A converters.

D-A conversion is performed by writing to the DAi register (i = 0, 1). To output the result of conversion, set the DACON register's DAiE bit to "1" (output enabled). Before D-A conversion can be used, the corresponding port direction bit must be set to "0" (input mode). Setting the DAiE bit to "1" removes a pull-up from the corresponding port.

Output analog voltage (V) is determined by a set value (n : decimal) in the DAi register.

 $V = V_{REF} \times n/256$ (n = 0 to 255)

VREF : reference voltage

Table 1.17.1 lists the performance of the D-A converter. Figure 1.17.1 shows the block diagram of the D-A converter. Figure 1.17.2 shows the D-A converter-related registers. Figure 1.17.3 shows the D-A converter equivalent circuit.

Table 1.17.1	D-A Converter	Performance
--------------	----------------------	-------------

Item	Performance
D-A conversion method	R-2R method
Resolution	8 bits
Analog output pin	2 (DA0 and DA1)




Figure 1.17.1 D-A Converter Block Diagram




Figure 1.17.2 DACON Register, DA0 Register and DA1 Register




Figure 1.17.3 D-A Converter Equivalent Circuit

CRC Calculation

The Cyclic Redundancy Check (CRC) operation detects an error in data blocks. The microcomputer uses a generator polynomial of CRC-CCITT ($X^{16} + X^{12} + X^{5} + 1$) to generate CRC code.

The CRC code consists of 16 bits which are generated for each data block in given length, separated in 8-bit unit. After the initial value is set in the CRCD register, the CRC code is set in that register each time one byte of data is written to the CRCIN register. CRC code generation for one-byte data is finished in two cycles.

Figure 1.18.1 shows the block diagram of the CRC circuit. Figure 1.18.2 shows the CRC-related registers. Figure 1.18.3 shows the calculation example using the CRC operation.





Figure 1.18.1 CRC Circuit Block Diagram








Figure 1.18.3 CRC Calculation

CAN Module

The CAN (Controller Area Network) module for the M16C/6N4 group of microcomputers is a communication controller implementing the CAN 2.0B protocol as defined in the BOSCH specification. The M16C/6N4 group contains two CAN modules which can transmit and receive messages in both standard (11-bit) ID and extended (29-bit) ID formats.

Figure 1.19.1 shows a block diagram of the CAN module.

External CAN bus driver and receiver are required.




Figure 1.19.1 Block Diagram of CAN Module

CTx/CRx:	CAN I/O pins.
Protocol controller:	This controller handles the bus arbitration and the CAN protocol services, i.e. bit timing, stuffing, error status etc.
Message box:	This memory block consists of 16 slots that can be configured either as transmitter or receiver. Each slot contains an individual ID, data length code, a data field (8 bytes) and a time stamp.
Acceptance filter:	This block performs filtering operation for received messages. For the filtering operation, the CiGMR register ($i = 0, 1$), the CiLMAR register, or the CiLMBR register is used.
16 bit timer:	Used for the time stamp function. When the received message is stored in the message memory, the timer value is stored as a time stamp.
Wake up function:	CAN0/1 wake up interrupt is generated by a message from the CAN bus.
Interrupt generation function	: The interrupt events are provided by the CAN module. CANi successful reception interrupt, CANi successful transmission interrupt, CAN0/1 error interrupt, and CAN0/1 wake up interrupt.

CAN Module-Related Registers

The CANi (i = 0, 1) modules have the following registers.

(1) CAN Message Box

- A CAN module is equipped with 16 slots (16 bytes or 8 words each). Slots 14 and 15 can be used as Basic CAN.
- Priority of the slots: The smaller the number of the slot, the higher the priority, in both transmission and reception.
- A program can define whether a slot is defined as transmitter or receiver.

(2) Acceptance Mask Registers

A CAN module is equipped with 3 masks for the acceptance filter.

• CANi global mask register (CiGMR register: 6 bytes)

Configuration of the masking condition for acceptance filtering processing to slots 0 to 13

- CANi local mask A register (CiLMAR register: 6 bytes)
 Configuration of the masking condition for acceptance filtering processing to slot 14
- CANi local mask B register (CiLMBR register: 6 bytes)
 Configuration of the masking condition for acceptance filtering processing to slot 15

(3) CAN SFR Registers

- CANi message control register j (CiMCTLj register: 8 bits × 16) (j = 0 to 15)
 Control of transmission and reception of a corresponding slot
- CANi control register (CiCTLR register: 16 bits) Control of the CAN protocol
- CANi status register (CiSTR register: 16 bits)
 Indication of the protocol status
- CANi slot status register (CiSSTR register: 16 bits) Indication of the status of contents of each slot
- CANi interrupt control register (CiICR register: 16 bits)
 Selection of "interrupt enabled or disabled" for each slot
- CANi extended ID register (CiIDR register: 16 bits)
 Selection of ID format (standard or extended) for each slot
- CANi configuration register (CiCONR register: 16 bits)
 Configuration of the bus timing
- CANi receive error count register (CiRECR register: 8 bits) Indication of the error status of the CAN module in reception: the counter value is incremented or decremented according to the error occurrence.
- CANi transmit error count register (CiTECR register: 8 bits) Indication of the error status of the CAN module in transmission: the counter value is incremented or decremented according to the error occurrence.
- CANi time stamp register (CiTSR register: 16 bits)
 Indication of the value of the time stamp counter
- CANi acceptance filter support register (CiAFS register: 16 bits)
 Decoding the received ID for use by the acceptance filter support unit

Explanation of each register is given below.

CANi Message Box (i = 0, 1)

Table 1.19.1 shows the memory mapping of the CANi message box.

It is possible to access to the message box in byte or word.

Mapping of the message contents differs from byte access to word access. Byte access or word access can be selected by the MsgOrder bit of the CiCTLR register.

Table 1.19.1 Memory Mapping of CANi Message Box (n = 0 to 15: the number of the slot)

Addı	ress	Message content	(Memory mapping)
CAN0	CAN1	Byte access (8 bits)	Word access (16 bits)
006016 + n •16 + 0	026016 + n •16 + 0	SID10 to SID6	SID ₅ to SID ₀
006016 + n •16 + 1	026016 + n •16 + 1	SID ₅ to SID ₀	SID10 to SID6
006016 + n •16 + 2	026016 + n •16 + 2	EID17 to EID14	EID13 to EID6
006016 + n •16 + 3	026016 + n •16 + 3	EID13 to EID6	EID17 to EID14
006016 + n •16 + 4	026016 + n •16 + 4	EID₅ to EID₀	Data Length Code (DLC)
006016 + n •16 + 5	026016 + n •16 + 5	Data Length Code (DLC)	EID ₅ to EID ₀
006016 + n •16 + 6	026016 + n •16 + 6	Data byte 0	Data byte 1
006016 + n •16 + 7	026016 + n •16 + 7	Data byte 1	Data byte 0
006016 + n •16 + 13	026016 + n •16 + 13	Data byte 7	Data byte 6
006016 + n •16 + 14	026016 + n •16 + 14	Time stamp high-order byte	Time stamp low-order byte
006016 + n •16 + 15	0260 ₁₆ + n •16 + 15	Time stamp low-order byte	Time stamp high-order byte

i = 0, 1

Figures 1.19.2 and 1.19.3 show the bit mapping in each slot in byte access and word access. The content of each slot remains unchanged unless transmission or reception of a new message is performed.

EID17 EID16 EID15 EID14 EID13 EID12 EID11 EID10 EID9 EID8 EID7 EID6 EID5 EID4 EID3 EID2 EID1 EID0 Data Byte 0	SID10 to 6	SID5 to 0	EID17 to 14	EID13 to 6	EID5 to 0	DLC3 to 0	Data Byte 0	Data Byte 1		Data Byte
EID13 EID12 EID11 EID10 EID9 EID8 EID7 EID6 EID5 EID4 EID3 EID2 EID1 EID0 DLC3 DLC2 DLC1 DLC0 Data Byte 0	AN Data	Frame:								
EID13 EID12 EID11 EID10 EID9 EID8 EID7 EID6 EID5 EID4 EID3 EID2 EID1 EID0 DLC3 DLC2 DLC1 DLC0 Data Byte 0					Time Sta	mp low-ord	er byte			
EID13 EID12 EID11 EID10 EID9 EID8 EID7 EID6 EID5 EID4 EID3 EID2 EID1 EID0 DLC3 DLC2 DLC1 DLC0 Data Byte 0					Time Sta	mp high-ord	er byte			
EID13 EID12 EID11 EID10 EID9 EID8 EID7 EID6 EID5 EID4 EID3 EID2 EID1 EID0 DLC3 DLC2 DLC1 DLC0 Data Byte 0 Data Byte 1 Data Byte 1					Da	ata Byte 7				
EID13 EID12 EID11 EID10 EID9 EID8 EID7 EID6 EID5 EID4 EID3 EID2 EID1 EID0 DLC3 DLC2 DLC1 DLC0 Data Byte 0 EID1 EID1 EID1						-				
EID13 EID12 EID11 EID10 EID9 EID8 EID7 EID6 EID5 EID4 EID3 EID2 EID1 EID0 DLC3 DLC2 DLC1 DLC0					Da	ata Byte 1				
EID13 EID12 EID11 EID10 EID9 EID8 EID7 EID6 EID5 EID4 EID3 EID2 EID1 EID0					Da	ata Byte 0				
EID13 EID12 EID11 EID10 EID9 EID8 EID7 EID6		\geq	\searrow	\searrow	\searrow		3 DLC	DLC	DLC0	
		\geq	\searrow	EID5	EID4	EID	B EID	2 EID	1 EIDo	
EID ₁₇ EID ₁₆ EID ₁₅ EID ₁₄		EID13	EID12	EID11	EID1	D EID	e EID	8 EIC	07 EID6	
		\ge	\searrow	\searrow	\searrow		17 EID	16 EID	EID ₁₄	
SID5 SID4 SID3 SID2 SID1 SID0			\searrow	SID5	SID	I SID	3 SIE	D2 SIE	D1 SID0	
SID10 SID9 SID8 SID7 SID6					SID1	o SIE	9 SIE	D8 SIE	D7 SID6	

Figure 1.19.2 Bit Mapping in Byte Access




Figure 1.19.3 Bit Mapping in Word Access

Acceptance Mask Registers

Figures 1.19.4 and 1.19.5 show the CiGMR register (i = 0, 1), the CiLMAR register, and the CiLMBR register, in which bit mapping in byte access and word access are shown.

Bit 7							Bit 0	CAN0	CAN1
\geq	$>\!$	$>\!$	SID10	SID9	SID8	SID7	SID6	0160 16	036016
\succ	\geq	SID5	SID4	SID3	SID2	SID1	SID0	0161 16	036116
\succ	\succ	\succ	\succ	EID17	EID16	EID15	EID14	0162 16	036216 CiGMR register
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6	0163 16	036316
\succ	\ge	EID5	EID4	EID3	EID2	EID1	EID ₀	016416	036416
\succ	\succ	\succ	SID10	SID9	SID8	SID7	SID6	0166 16	036616
\times	\succ	SID5	SID4	SID3	SID2	SID1	SID0	016716	036716
\succ	\succ	\succ	\succ	EID17	EID16	EID15	EID14	0168 16	036816 CiLMAR register
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6	0169 16	036916
\succ	\ge	EID5	EID4	EID3	EID2	EID1	EID ₀	016A16	036A 16
\times	\succ	\succ	SID10	SID9	SID8	SID7	SID6	016C16	036C16
\times	\geq	SID5	SID4	SID3	SID2	SID1	SID0	016D16	036D16
$\overline{}$	\ge	\ge	\ge	EID17	EID16	EID15	EID14	016E16	036E16 CiLMBR register
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6	016F16	036F16
\succ	\succ	EID5	EID4	EID3	EID2	EID1	EID0	0170 16	037016

Figure 1.19.4 Bit Mapping of Mask Registers in Byte Access

			Addr	esses
Bit 15	Bit 8 Bit 7	Bit 0	CAN0	CAN1
SID10 S	ID9 SID8 SID7 SID6 SID5 SID4 SID3 SI	ID2 SID1 SID0	0160 16	036016
	D17 EID16 EID15 EID14 EID13 EID12 EID11 EID10 EID9 EI	ID8 EID7 EID6	0162 16	036216 CiGMR register
EID5 EID4 E		$\triangleleft\!$	0164 16	036416
SID10 S	ID9 SID8 SID7 SID6 SID5 SID4 SID3 SI	ID2 SID1 SID0	0166 16	036616
	D17 EID16 EID15 EID14 EID13 EID12 EID11 EID10 EID9 EI	ID8 EID7 EID6	0168 16	036816 CiLMAR register
EID5 EID4 E		$<\!\!\times\!\!\times\!\!\times$	016A16	036A 16
SID10 S	ID9 SID8 SID7 SID6 SID5 SID4 SID3 SI	ID2 SID1 SID0	016C16	036C16
	D17 EID16 EID15 EID14 EID13 EID12 EID11 EID10 EID9 EI	ID8 EID7 EID6	016E16	036E16 CiLMBR register
		$\langle \times \rangle$	0170 16	037016

Figure 1.19.5 Bit Mapping of Mask Registers in Word Access

CAN SFR Registers

CiMCTLj Register (i = 0, 1, j = 0 to 15)

Figure 1.19.6 shows the CiMCTLj register.

b6 b5 b4 b	3 b2 b1 b0	Sym COMCTL0 to C1MCTL0 to		Address After reset 020016 to 020F16 0016 022016 to 022F16 0016	
		Bit symbol	Bit name	Function (Note 4)	RW
		NewData	Successful reception flag	 When set to reception slot 0: The content of the slot is read or still under processing by the CPU. 1 The CAN module has stored new data in the slot. 	RO (Note 1)
		SentData	Successful transmission flag	When set to transmission slot 0: Transmission is not started or completed yet. 1: Transmission is successfully completed.	RO (Note 1)
		InvalData	"Under reception" flag	When set to reception slot 0: The message is valid. 1: The message is invalid. (The message is being updated.)	RO
		TrmActive	"Under transmission" flag	When set to transmission slot 0: Waiting for bus idle or completion of arbitration. 1: Transmitting	RO
		MsgLost	Overwrite flag	When set to reception slotO: No message has been overwritten in this slot.1: This slot already contained a message, but it has been overwritten by a new one.	RO (Note 1)
		RemActive	Remote frame transmission/ reception status flag (Note 2)	0: Data frame transmission/reception status 1: Remote frame automatic transfer status	RW
		RspLock	Transmission/ reception auto response lock mode select bit	 When set to reception remote frame slot O: After a remote frame is received, it will be answered automatically. 1: After a remote frame is received, no transmission will be started as long as this bit is set to "1". (Not responding) 	RW
		Remote	Remote frame corresponding slot select bit	0: Slot not corresponding to remote frame 1: Slot corresponding to remote frame	RW
; ! !		RecReq	Reception slot request bit (Note 3)	0: Not reception slot 1: Reception slot	RW
		TrmReq	Transmission slot request bit (Note 3)	0: Not transmission slot 1: Transmission slot	RW

Note 1: As for write, only writing "0" is possible. The value of each bit is written when the CAN module enters the respective state. Note 2: In Basic CAN mode, they serve as data format identification flag. Refer to "Basic CAN Mode" for more details. Note 3: One slot cannot be defined as reception slot and transmission slot at the same time. Note 4: This register can not be set in CAN reset/initialization mode of the CAN module.

Figure 1.19.6 CiMCTLj Register

CiCTLR Register (i = 0, 1)

Figure 1.19.7 shows the CiCTLR register.




Figure 1.19.7 CiCTLR Register

CiSTR Register (i = 0, 1)

Figure 1.19.8 shows the CiSTR register.

b7 b6 b5 b4 b3 b2 b1 b0	Symbol C0STR	Address	After reset 0016	
	CISTR CISTR	021216 023216	0016	
· · · · · · · · · · · · · · · · · · ·	Bit symbol	Bit name	Function	RW
	MBOX	Active slot bits	b3 b2 b1 b0 0 0 0 0 : Slot 0 0 0 0 1 : Slot 1 0 0 1 0 : Slot 2 : 1 1 1 0 : Slot 14 1 1 1 : Slot 15	RO
	TrmSucc	Successful transmission flag	0: No [successful] transmission 1: The CAN module has transmitted a message successfully.	RO
 	RecSucc	Successful reception flag	0: No [successful] reception 1: CAN module received a message successfully.	RO
i i ! ! !	TrmState	Transmission flag (Transmitter)	0: CAN module is idle or receiver. 1: CAN module is transmitter.	RO
l	RecState	Reception flag (Receiver)	0: CAN module is idle or transmitter. 1: CAN module is receiver.	RO
515) (b8) 57 56 55 54 53 52 51 50	Symbol	Address	After reset	
15) (b8) 97 b6 b5 b4 b3 b2 b1 b0		Address 021316	After reset X0000012 X0000012	
15) (b8) 97 b6 b5 b4 b3 b2 b1 b0	Symbol C0STR	Address 021316	X00000012	RW
15) (b8) 97 b6 b5 b4 b3 b2 b1 b0	Symbol COSTR C1STR	Address 021316 023316	X00000012 X00000012	
15) (b8) 97 b6 b5 b4 b3 b2 b1 b0	Symbol C0STR C1STR Bit symbol	Address 021316 023316 Bit name	X0000012 X00000012 Function 0: Operation mode	RO
15) (b8) 97 b6 b5 b4 b3 b2 b1 b0	Symbol C0STR C1STR Bit symbol State_Reset State_	Address 021316 023316 Bit name Reset state flag	X0000012 X0000012 Function 0: Operation mode 1: Reset mode 0: Normal operation mode	RO RO
115) (b8) b7 b6 b5 b4 b3 b2 b1 b0	Symbol COSTR C1STR Bit symbol State_Reset State_ LoopBack State_	Address 021316 023316 Bit name Reset state flag Loop back state flag Message order	X00000012 X00000012 Function 0: Operation mode 1: Reset mode 0: Normal operation mode 1: Loop back mode 0:Word access	RO RO RO
15) (b8) 97 b6 b5 b4 b3 b2 b1 b0	Symbol COSTR C1STR Bit symbol State_Reset State_ LoopBack State_ MsgOrder State_ State_	Address 021316 023316 Bit name Reset state flag Loop back state flag Message order state flag Basic CAN mode	X0000012 X0000012 Function 0: Operation mode 1: Reset mode 0: Normal operation mode 1: Loop back mode 0:Word access 1: Byte access 0: Normal operation mode	RO RO RO
115) (b8) b7 b6 b5 b4 b3 b2 b1 b0	Symbol COSTR C1STR Bit symbol State_Reset State_ LoopBack State_ MsgOrder State_ BasicCAN State_ State_ BasicCAN	Address 021316 023316 Bit name Reset state flag Loop back state flag Message order state flag Basic CAN mode state flag Bus error	X00000012 X00000012 Function 0: Operation mode 1: Reset mode 0: Normal operation mode 1: Loop back mode 0:Word access 1: Byte access 0: Normal operation mode 1: Basic CAN mode 0: No error has occurred.	RO RO RO RO
115) (b8) b7 b6 b5 b4 b3 b2 b1 b0	Symbol COSTR C1STR Bit symbol State_Reset State_ LoopBack State_ MsgOrder State_ BasicCAN State_ BusError State_ State_ BusError	Address 021316 023316 Bit name Reset state flag Loop back state flag Message order state flag Basic CAN mode state flag Bus error state flag Euror passive	X00000012 X00000012 Function 0: Operation mode 1: Reset mode 0: Normal operation mode 1: Loop back mode 0:Word access 1: Byte access 0: Normal operation mode 1: Basic CAN mode 0: No error has occurred. 1: A CAN bus error has occurred. 0: The CAN module is not in error passive state.	RW RO RO RO RO RO

Figure 1.19.8 CiSTR Register

CiSSTR Register (i = 0, 1)

Figure 1.19.9 shows the CiSSTR register.




Figure 1.19.9 CiSSTR Register

CiICR Register (i = 0, 1)

Figure 1.19.10 shows the CiICR register.




Figure 1.19.10 CiICR Register

CiIDR Register

Figure 1.19.11 shows the CiIDR register.




Figure 1.19.11 CiIDR Register

CiCONR Register (i = 0, 1)

Figure 1.19.12 shows the CiCONR register.




Figure 1.19.12 CiCONR Register

CiRECR Register (i = 0, 1)

Figure 1.19.13 shows the CiRECR register.




Figure 1.19.13 CiRECR Register

CiTECR Register (i = 0, 1)

Figure 1.19.14 shows the CiTECR register.




Figure 1.19.14 CiTECR Register

CiTSR Register (i = 0, 1)

Figure 1.19.15 shows the CiTSR register.




Figure 1.19.15 CiTSR Register

CiAFS Register (i = 0, 1)

Figure 1.19.16 shows the CiAFS register.




Figure 1.19.16 CiAFS Register

Operational Modes

The CAN module has the following three operational modes.

- CAN Reset/Initialization Mode
- CAN Sleep Mode
- CAN Operation Mode

Figure 1.19.17 shows transition between operational modes.




Figure 1.19.17 Transition Between Operational Modes

CAN Reset/Initialization Mode

The CAN reset/initialization mode is activated upon MCU reset or by setting the Reset bit of the CiCTLR register (i = 0, 1). It can be observed by reading the State_Reset bit of the CiSTR register. Entering the CAN reset/initialization mode initiates the following functions by the module:

- Suspend all communication functions. When the CAN reset/initialization mode is activated during an ongoing transmission in operation mode, the module suspends the mode transition until completion of the transmission (successful, arbitration loss, or error detection) and then sets the State_Reset bit.
- Initialization of CiMCTLj (j = 0 to 15), CiSTR, CiICR, CiIDR, CiRECR, CiTECR and CiTSR registers to their reset values. All these registers are locked to prevent CPU modification.
- The CiCTLR and CiCONR registers and the message box retain their contents and are available for CPU access.

CAN Operation Mode

The CAN operation mode is activated by clearing the Reset bit of the CiCTLR register. Entering the operation mode initiates the following functions by the module:

- The module's communication functions are released and it becomes an active node on the network and may transmit and receive CAN messages.
- Release the internal fault confinement logic including receive and transmit error counters. The module may leave the CAN operation mode depending on the error counts.

Within the CAN operation mode the module may be in three different sub modes, depending on which type of communication functions are performed:

- Module idle: The modules receive and transmit sections are inactive.
- Module receives: The module receives a CAN message sent by another node.
- Module transmits: The module transmits a CAN message. The module may receive its own message simultaneously when the loopback function is enabled.

Figure 1.19.18 shows sub modes of the CAN operation mode.




Figure 1.19.18 Sub Modes of CAN Operation Mode

CAN Sleep Mode

The CAN sleep mode is activated by setting the Sleep bit of the CiCTLR register. It should never be activated from the CAN operation mode but only via the CAN reset/initialization mode. Entering the CAN sleep mode instantly stops the modules clock supply and thereby reduces power dissipation.

Bus off State

The bus off state is entered according to the fault confinement rules of the CAN specification. It can be quit instantly to error active state by setting the RetBusOff bit of the CiCTLR register to "1" (force return from buss off) and CAN communication becomes possible again. This does not alter any CAN registers, except CiRECR and CiTECR registers.

Configuration of the CAN Module System Clock

The M16C/6N4 group has a CAN module system clock select circuit dedicated to each channel.

Configuration of the CAN module system clock can be done through manipulating the CCLKR register and the BRP bits of the CiCONR registers (i = 0, 1).

For the CCLKR register, refer to "Clock Generation Circuit".

Figure 1.19.19 shows a block diagram of the clock generation circuit of the CAN module system.




Figure 1.19.19 Block Diagram of CAN Module System Clock Generation Circuit

CAN Bus Timing Control

Bit Timing Configuration

The bit time consists of the following four segments:

• Synchronization segment (SS)

This serves for monitoring a falling edge for synchronization.

- Propagation time segment (PTS)
 This segment absorbs physical delay on the CAN network which amounts to double the total sum of delay on the CAN bus, the input comparator delay, and the output driver delay.
- Phase buffer segment 1 (PBS1)

This serves for compensating the phase error. When the falling edge of the bit falls later than expected, the segment can become longer by the maximum of the value defined in SJW.

Phase buffer segment 2 (PBS2)

This segment has the same function as the phase buffer segment 1. When the falling edge of the bit falls earlier than expected, the segment can become shorter by the maximum of the value defined in SJW.

Figure 1.19.20 shows the bit timing.




Figure 1.19.20. Bit Timing

Baud Rate

Baud rate depends on X_{IN} , the division value of the CAN module system clock, the division value of the prescaler for baud rate, and the number of Tq of one bit.

Table 1.19.2 shows the examples of baud rate.

Baud rate	20 MHz	16 MHz	10 MHz	8 MHz
1 Mbps	10Tq (1)	8Tq (1)	-	-
500 kbps	10Tq (2)	8Tq (2)	10Tq (1)	8Tq (1)
	20Tq (1)	16Tq (1)	-	-
125 kbps	10Tq (8)	8Tq (8)	10Tq (4)	8Tq (4)
	20Tq (4)	16Tq (4)	20Tq (2)	16Tq (2)
83.3 kbps	10Tq (12)	8Tq (12)	10Tq (6)	8Tq (6)
	20Tq (6)	16Tq (6)	20Tq (3)	16Tq (3)
33.3 kbps	10Tq (30)	8Tq (30)	10Tq (15)	8Tq (15)
	20Tq (15)	16Tq (15)	_	-

Table 1.19.2 Examples of Baud Rate

Note: The number in () indicates a value of "fcan division value" multiplied by "division value of the prescaler for baud rate".

Calculation of Baud Rate

Xin

2 × "fCAN division value (Note 1)" × "division value of prescaler for baud rate (Note 2)" × "number of Tq of one bit"

Note 1: fcan division value = 1, 2, 4, 8, 16

fcan division value: a value selected in the CCLKR register

Note 2: Division value of prescaler for baud rate = P + 1 (P: 0 to 15) P: a value selected in the BRP bit of the CiCONR register (i = 0, 1)

Acceptance Filtering Function and Masking Function

These functions serve the users to select and receive a facultative message. The CiGMR register (i =0, 1), the CiLMAR register, and the CiLMBR register can perform masking to the standard ID and the extended ID of 29 bits. The CiGMR register corresponds to slots 0 to 13, the CiLMAR register corresponds to slot 14, and the CiLMBR register corresponds to slot 15. The masking function becomes valid to 11 bits or 29 bits of a received ID according to the value in the corresponding slot of the CiIDR register upon acceptance filtering operation. When the masking function is employed, it is possible to receive a certain range of IDs. Figure 1.19.21 shows correspondence of the mask registers and slots, Figure 1.19.22 shows the acceptance function.




Figure 1.19.21 Correspondence of Mask Registers to Slots




Figure 1.19.22 Acceptance Function

When using the acceptance function, note the following points.

- (1) When one ID is defined in two slots, the one with a smaller number alone is valid.
- (2) When it is configured that slots 14 and 15 receive all IDs with Basic CAN mode, slots 14 and 15 receive all IDs which are not stored into slots 0 to 13.

Acceptance Filter Support Unit (ASU)

The acceptance filter support unit has a function to judge valid/invalid of a received ID through table search. The IDs to receive are registered in the data table; a received ID is stored in the CiAFS register (i = 0, 1), and table search is performed with a decoded received ID. The acceptance filter support unit can be used for the IDs of the standard frame only.

The acceptance filter support unit is valid in the following cases.

- When the ID to receive cannot be masked by the acceptance filter. (Example) IDs to receive: 078₁₆, 087₁₆, 111₁₆
- When there are too many IDs to receive; it would take too much time to filter them by software.

Figure 1.19.23 shows the write and read of CiAFS register in word access.




Figure 1.19.23 Write/read of CiAFS Register in Word Access

Basic CAN Mode

When the BasicCAN bit of the CiCTLR register (i = 0, 1) is set to "1", slots 14 and 15 correspond to Basic CAN mode. When slots 14 and 15 are defined as reception slots in Basic CAN mode, received messages are stored in slots 14 and 15 alternately.

Figure 1.19.24 shows the operation of slots 14 and 15 in Basic CAN mode.




Figure 1.19.24 Operation of Slots 14 and 15 in Basic CAN Mode

When configuring Basic CAN mode, note the following points.

- (1) Selection of Basic CAN mode has to be done in reset/initialization mode.
- (2) Select the same ID for slots 14 and 15. Also, configuration of the CiLMAR register and that of the CiLMBR register has to be the same.
- (3) Define slots 14 and 15 as reception slot only.
- (4) There is no protection available against message overwrite. A message can be overwritten by a new message.
- (5) Slots 0 to 13 can be used in the same way as in normal CAN operation mode.

Return from Bus off Function

When the protocol controller enters bus off state, it is possible to make it forced return from bus off state by the return from bus off function of the CiCTLR register (i = 0, 1). At this time, the error state changes from bus off state to error active state. Implementation of this function initializes the protocol controller. However, registers of the CAN module such as CiCONR register and the content of each slot are not initialized.

Time Stamp Counter and Time Stamp Function

When the CiTSR register is read, the value of the time stamp counter at the moment is read. The period of the time stamp counter reference clock is the same as that of 1 bit time that is configured by the CiCONR register. The time stamp counter functions as a free run counter.

The 1 bit time period can be divided by 1 (undivided), 2, 4 or 8 to produce the time stamp counter reference clock. Use the TSPreScale bits 1 and 0 of the CiCTLR register to select the divide-by-n value.

The time stamp counter is equipped with a register that captures the counter value when the protocol controller regards it as a successful reception. The captured value is stored when a time stamp value is stored in a reception slot.

Listen-Only Mode

When the RXOnly bit of the CiCTLR register is set to "1", the module enters listen-only mode. In listen-only mode, no transmission -- data frames, error frames, and ACK response -- is performed to bus.

Reception and Transmission

Configuration of CAN Reception and Transmission Mode

Table 1.19.3 shows configuration of CAN reception and transmission mode.

TrmReq	RecReq	Remote	RspLock	Communication mode of the slot
0	0			Communication environment configuration mode: configure the commu- nication mode of the slot.
0	1	0	0	Configured as a reception slot for a data frame.
1	0	1	0	Configured as a transmission slot for a remote frame. (At this time the RemActive bit is "1".) After completion of transmission, this functions as a reception slot for a
				data frame. (At this time the RemActive bit is "0".)
				However, when an ID that matches on the CAN bus is detected before remote frame transmission, this immediately functions as a reception slot for a data frame.
1	0	0	0	Configured as a transmission slot for a data frame.
0	1	1	1/0	Configured as a reception slot for a remote frame. (At this time the RemActive bit is "1".)
				After completion of reception, this functions as a transmission slot for a data frame. (At this time the RemActive bit is "0".)
				However, transmission does not start as long as RspLock bit remains "1"; thus no automatic remote frame response. Response (transmission) starts when RspLock bit is set to "0".

Table 1 10 3	Configuration of CAN	Recention and	Transmission Mode
	Configuration of CAN	песернон ани	

RemActive bit, RspLock bit: CiMCTLj register's bits (i = 0, 1, j = 0 to 15)

When configuring a slot as a reception slot, note the following points.

- (1) Before configuring a slot as a reception slot, be sure to set the CiMCTLj registers (i = 0, 1, j = 0 to 15) to " 00_{16} ".
- (2) A received message is stored in a slot that matches the condition first according to the result of reception mode configuration and acceptance filtering operation. Upon deciding in which slot to store, the smaller the number of the slot is, the higher priority it has.
- (3) In normal CAN operation mode, when a CAN module transmits a message of which ID matches, the CAN module never receives the transmitted data. In loop back mode, however, the CAN module receives back the transmitted data. In this case, the module does not return ACK.

When configuring a slot as a transmission slot, note the following points.

- (1) Before configuring a slot as a transmission slot, be sure to set the CiMCTLj registers to "0016".
- (2) Set the TrmReq bit in the CiMCTLj register to "0" (not transmission slot) before rewriting a transmission slot.
- (3) A transmission slot should not be rewritten when the TrmActive bit in the CiMCTLj register is "1" (transmitting).

If it is rewritten, an indeterminate data will be transmitted.

Reception

Figure 1.19.25 shows the behavior of the module when receiving two consecutive CAN messages, that fit into the slot of the shown CiMCTLj register (i =0, 1, j = 0 to 15) and leads to losing/overwriting of the first message.




Figure 1.19.25 Timing of Receive Data Frame Sequence

- On monitoring a SOF on the CAN bus the RecState bit in the CiSTR register (i = 0, 1) becomes "1" (CAN module is receiver) immediately, given the module has no transmission pending (refer to "Transmission").
- 2) After successful reception of the message the NewData bit in the CiMCTLj register (j = 0 to 15) of the receiving slot becomes "1" (stored new data in slot). The InvalData bit in the CiMCTLj register becomes "1" (message is being updated) at the same time and the InvalData bit becomes "0" (message is valid) again after the complete message was transferred to the slot.
- 3) When the interrupt enable bit in the CiICR register of the receiving slot = 1 (interrupt enabled), the successful reception interrupt request is occurred and the MBOX bit in the CiSTR register changes. It shows the slot number where the message was stored and the RecSucc bit in the CiSTR register is active.
- 4) After reading out the message out of the slot, the CPU should set the New Data bit to "0" (the content of the slot is read or still under processing by the CPU).
- 5) If the NewData bit is not set to "0" by the CPU and the Receive request for the slot is not disabled before the next successful reception of a CAN message that is fitting in this slot the MsgLost bit in the CiMCTLj register becomes "1" (message has been overwritten). The new received message is transferred to the slot. The interrupt request and change of the CiSTR register is same as in 3).

Transmission

Figure 1.19.26 shows the timing of the transmit sequence.




Figure 1.19.26 Timing of Transmit Sequence

- 1) If one or more of the slots of a module has a request for transmission, the module attempts to start the transmission at the next possible time (depending on the bus condition).
- 2) The TrmActive bit in the CiMCTLj register (i = 0, 1, j = 0 to 15) of the lowest slot with transmit request is set to "1" (transmitting). Also the TrmState bit in the CiSTR register is set to "1" (transmitter). If the arbitration is lost against another CAN node both bits are set to "0" (idle) again (A).
- 3a) When the arbitration was won, but the transmission was not successful;
 - The module will attempt to re-transmit.
- 3b) When the arbitration was won and the transmission has been successful;

The SentData bit in the CiMCTLj register is set to "1" (transmission is successfully completed) and TrmSucc bit in the CiSTR register is set to "1" (transmitted a message successfully). If the according interrupt enable bit in the CiICR register is "1", the successful transmission interrupt request is occurred. The number of the slot that was transmitted can be found in MBOX bit in the CiSTR register.

4) After a successful transmission, the module will not attempt to send the slot again until it is reactivated. To reactivate a slot for transmission, first the TrmReq bit in the CiMCTLj register has to be set to "0" (not transmission slot). Then the Sent Data bit in the CiMCTLj register can be set to "0" (transmission is not started or completed yet) and the TrmReq bit is can be set to "1" (transmission slot) again (B). Note that the SentData bit is locked and cannot be set to "0" as long as TrmReq bit =1. The CAN module provides the following CAN interrupts.

- CAN0 Successful Reception Interrupt
- CAN0 Successful Transmission Interrupt
- CAN1 Successful Reception Interrupt
- CAN1 Successful Transmission Interrupt
- CAN0/1 Error Interrupt

Error Passive State

- Error BusOff State
 - Bus Error (this feature can be disabled separately)
- CAN0/1 Wake Up Interrupt

When the CPU detects a successful reception/transmission interrupt request, the MBOX bit in the CiSTR register (i = 0, 1) must be read to determine which slot has generated the interrupt request.

The programmable input/output ports (hereafter referred to simply as "I/O ports") consist of 87 lines P0 to P10 (except P85). Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. P85 is an input-only port and does not have a pull-up resistor. Port P85 shares the pin with $\overline{\text{NMI}}$, so that the $\overline{\text{NMI}}$ input level can be read from the P8 register P8_5 bit.

Figures 1.20.1 to 1.20.5 show the I/O ports. Figure 1.20.6 shows the I/O pins.

Each pin functions as an I/O port, a peripheral function input/output, or a bus control pin.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input or D-A converter output pin, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions other than the D-A converter is directed for output no matter how the corresponding direction bit is set.

When using any pin as a bus control pin, refer to "Bus Control."

(1) Port Pi Direction Register (PDi Register, i = 0 to 10)

Figure 1.20.7 shows the PDi register.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

During memory expansion and microprocessor modes, the PDi registers for the pins functioning as bus control pins (A₀ to A₁₉, D₀ to D₁₅, CS₀ to CS₃, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK) cannot be modified.

No direction register bit for P85 is available.

(2) Port Pi Register (Pi Register, i = 0 to 10)

Figure 1.20.8 shows the Pi register.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the input/output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

During memory expansion and microprocessor modes, the PDi registers for the pins functioning as bus control pins (A₀ to A₁₉, D₀ to D₁₅, CS₀ to CS₃, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK) cannot be modified.

(3) Pull-up Control Register j (PURj Register, j = 0 to 2)

Figure 1.20.9 shows the PURj register.

The PURj register bits can be used to select whether or not to pull the corresponding port high in 4 bit units. The port selected to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

However, the pull-up control register has no effect on P0 to P3, P4₀ to P4₃, and P5 during memory expansion and microprocessor modes. Although the register contents can be modified, no pull-up resistors are connected.

(4) Port Control Register (PCR Register)

Figure 1.20.10 shows the PCR register.

When the P1 register is read after setting the PCR register's PCR0 bit to "1", the corresponding port latch can be read no matter how the PD1 register is set.

Tables 1.20.1 and 1.20.2 list an example connection of unused pins. Figure 1.20.11 shows an example connection of unused pins.




Figure 1.20.1 I/O Ports (1)

RENESAS





Figure 1.20.2 I/O Ports (2)






Figure 1.20.3 I/O Ports (3)

M16C/6N4 Group





Figure 1.20.4 I/O Ports (4)










Figure 1.20.6 I/O Pins

	Symb		Address	After reset
7 b6 b5 b4 b3 b2 b1 b0	PD0 to I	-	E316, 03E616, 03E716	0016
	PD4 to P		EB16, 03EE16, 03EF16	0016
	PD9, PD)10 03F316, 03F		0016
	Bit symbol	Bit name	Function	R
	PDi_0	Port Pio direction bit	0 : Input mode	R
	PDi_1	Port Pi1 direction bit	(Functions as an input 1 : Output mode	
	PDi_2	Port Pi2 direction bit	(Functions as an outp	ut port)
	PDi_3	Port Pi₃ direction bit		R
	PDi_4	Port Pi4 direction bit	(i = 0 to 7, 9, 10)	R
	PDi_5	Port Pi₅ direction bit		R
<u>.</u>	PDi_6	Port Pi6 direction bit		R
	PDi_7	Port Pi7 direction bit		R
ote 2: During memory e	ns (Ao to A19, d BCLK) cann	I microprocessor mode D_0 to D_{15} , $\overline{CS_0}$ to \overline{CS}	es, the PD register for the 3, RD, WRL/WR, WRH/E	
ote 2: During memory e as bus control pi HOLD, HLDA and	xpansion and ns (Ao to A19, d BCLK) cann	I microprocessor mode Do to D15, CSo to CS ot be modified.		3HE, ALE, RD
ote 2: During memory e as bus control pi HOLD, HLDA and ort P8 direction regi	xpansion and ns (A₀ to Aı∍, d BCLK) cann ster] Symb	I microprocessor mode Do to D15, CSo to CS ot be modified.	3, RD, WRL/WR, WRH/E Address 03F216	After reset
ote 2: During memory e as bus control pi HOLD, HLDA and ort P8 direction regi	xpansion and ns (Ao to A19, d BCLK) cann ster Symb PD8 Bit symbol	I microprocessor mode Do to D15, CSo to CS ot be modified.	3, RD, WRL/WR, WRH/E	After reset 00X000002
ote 2: During memory e as bus control pi HOLD, HLDA and ort P8 direction regi	xpansion and ns (Ao to A19, d BCLK) cann ster] Symb PD8	I microprocessor mode Do to D15, CSo to CS ot be modified.	3, RD, WRL/WR, WRH/E Address 03F2 ₁₆ 0 : Input mode	After reset 00X000002 R
ote 2: During memory e as bus control pi HOLD, HLDA and ort P8 direction regi	xpansion and ns (Ao to A19, d BCLK) cann ster Symb PD8 Bit symbol	I microprocessor mode Do to D15, CS0 to CS ot be modified.	3, RD, WRL/WR, WRH/E Address 03F216 0 : Input mode (Functions as an input	After reset 00X000002 R
ote 2: During memory e as bus control pi HOLD, HLDA and ort P8 direction regi	xpansion and ns (Ao to A19, d BCLK) cann ster Symb PD8 Bit symbol PD8_0	I microprocessor mode Do to D15, CSo to CS ot be modified. Not Bit name Port P8o direction bit	Address 03F216 0 : Input mode (Functions as an input 1 : Output mode	After reset 00X000002 R t port) R
ote 2: During memory e as bus control pi HOLD, HLDA and ort P8 direction regi	xpansion and ns (Ao to A19, d BCLK) cann ster Symb PD8 Bit symbol PD8_0 PD8_1	I microprocessor mode Do to D15, CSo to CS ot be modified. Dol Bit name Port P8o direction bit Port P81 direction bit	3, RD, WRL/WR, WRH/E Address 03F216 0 : Input mode (Functions as an input	After reset 00X000002 R t port) R
ote 2: During memory e as bus control pi HOLD, HLDA and ort P8 direction regi	xpansion and ns (Ao to A19, d BCLK) cann ster Bit symbol PD8_0 PD8_1 PD8_2	microprocessor mode Do to D15, CSo to CS not be modified. pol Bit name Port P8o direction bit Port P81 direction bit Port P82 direction bit	Address 03F216 0 : Input mode (Functions as an input 1 : Output mode	After reset 00X000002 R t port) R nut port)
ote 2: During memory e as bus control pi HOLD, HLDA and ort P8 direction regi	xpansion and ns (Ao to A19, d BCLK) cann ster Bit symbol PD8_0 PD8_1 PD8_2 PD8_3	microprocessor mode Do to D15, CSo to CS not be modified. bol Bit name Port P8o direction bit Port P81 direction bit Port P82 direction bit Port P83 direction bit	Address 03F2 ₁₆ 0 : Input mode (Functions as an input 1 : Output mode (Functions as an outp /hen write, set to "0".	After reset 00X000002 R t port) R ut port) R
ote 2: During memory e as bus control pi HOLD, HLDA and ort P8 direction regi	xpansion and ns (Ao to A19, d BCLK) cann ster Bit symbol PD8_0 PD8_1 PD8_2 PD8_3 PD8_4 -	Bit name Port P81 direction bit Port P82 direction bit Port P84 direction bit Nothing is assigned. W	Address 03F2 ₁₆ 0 : Input mode (Functions as an input 1 : Output mode (Functions as an outp /hen write, set to "0".	After reset 00X000002 R t port) R ut port) R -



b7 b6 b5 b4 b3 b2 b1 b0	Symb P0 to P4 to P9, P	P3 03E016, 03 P7 03E816, 03 10 03F116, 03		After rese Indetermina Indetermina Indetermina	ate ate ate
	Bit symbol	Bit name	Function		RW
	Pi_0	Port Pio bit	The pin level on any I/O p for input mode can be re		
	Pi_1	Port Pi1 bit	- the corresponding bit in		RW
	Pi_2	Port Pi2 bit	The pin level on any I/C		RW
	Pi_3	Port Pi₃ bit	set for output mode can by writing to the corres		RW
· · · · · · · · · · · · · · · · · · ·	Pi_4	Port Pi₄ bit	this register.	periority of the	RW
	Pi5	Port Pi₅ bit	0 : "L" level 1 : "H" level (Note 2)		RW
	Pi_6	Port Pi6 bit			RW
	Pi_7	Port Pi7 bit	(i = 0 to 7, 9, 10)		RW
	ns (Ao to A19, d BCLK) cann	Do to D_{15} , $\overline{CS_0}$ to \overline{CS}_{15} to \overline{CS}_{15} to \overline{CS}_{15}	des, the Pi register for th 33, RD, WRL/WR, WRH, the data is high-impedar	/ BHE , ALE, F	
as bus control pi HOLD, HLDA and	ns (Ao to A19, d BCLK) cann 91 are N chann	Do to D_{15} , $\overline{CS_0}$ to \overline{CS}_{15} to \overline{CS}_{15} to \overline{CS}_{15} hot be modified. nel open-drain ports,	3, RD, WRL/WR, WRH,	/BHE, ALE, F	<u>₹D</u> Y,
as bus control pi HOLD, HLDA and Note 2: Since P71 and P9 Port P8 register	ns (Ao to Aıə, d BCLK) cann dı are N chanı di are Symb	Do to D_{15} , $\overline{CS_0}$ to \overline{CS}_{15} to \overline{CS}_{15} to \overline{CS}_{15} hot be modified. nel open-drain ports,	53, RD, WRL/WR, WRH, the data is high-impedar Address	/BHE, ALE, F	RDY,
as bus control pi HOLD, HLDA and Note 2: Since P71 and P9 Port P8 register	ns (Ao to A19, d BCLK) cann 91 are N chann	Do to D_{15} , $\overline{CS_0}$ to \overline{CS}_{15} to \overline{CS}_{15} to \overline{CS}_{15} hot be modified. nel open-drain ports,	3, RD, WRL/WR, WRH,	/BHE, ALE, F	RDY,
as bus control pi HOLD, HLDA and Note 2: Since P71 and P9 Port P8 register	ns (Ao to Aıə, d BCLK) cann dı are N chanı di are Symb	Do to D_{15} , $\overline{CS_0}$ to \overline{CS}_{15} to \overline{CS}_{15} to \overline{CS}_{15} hot be modified. nel open-drain ports,	53, RD, WRL/WR, WRH, the data is high-impedar Address	/BHE, ALE, F nce. After rese Indetermina	RDY,
as bus control pi HOLD, HLDA and Note 2: Since P71 and P9 Port P8 register	ns (Ao to Aıə, d BCLK) cann dı are N chanı are Symb	Do to D15, CSo to CS not be modified. nel open-drain ports, pol	3, RD, WRL/WR, WRH, the data is high-impedar Address 03F016 Functior The pin level on any I/O p	/BHE, ALE, F nce. After rese Indetermina nort which is set	tate RW RW
as bus control pi HOLD, HLDA and Note 2: Since P71 and P9 Port P8 register	ns (Ao to A19, d BCLK) cann d1 are N chann D1 are N chann D1 Bit symbol	Do to D15, CSo to CS not be modified. nel open-drain ports, pol Bit name	Address 03F016 The pin level on any I/O p for input mode can be re	/BHE, ALE, F nce. After rese Indetermina nort which is set ead by reading	NDY, NDY, et ate RW
as bus control pi HOLD, HLDA and Note 2: Since P71 and P9 Port P8 register	Ao to A19, BCLK) cann 1 are N chann Symb Bit symbol P8_0	Do to D15, CSo to CS not be modified. nel open-drain ports, pol Bit name Port P8o bit	Address 03F016 The pin level on any I/O p for input mode can be re the corresponding bit in The pin level on any I/O	After rese Indetermination ort which is set ead by reading this register.	tate RW RW
as bus control pi HOLD, HLDA and Note 2: Since P71 and P9 Port P8 register	Bit symbol P8_1 P8_1 P8_1	Do to D15, CSo to CS not be modified. nel open-drain ports, pol Bit name Port P8o bit Port P81 bit	Address 03F016 The pin level on any I/O p for input mode can be re the corresponding bit in The pin level on any I/O set for output mode can be re	After rese Indetermination oort which is set ead by reading this register. D port which is be controlled	t ate RW RW RW
as bus control pi HOLD, HLDA and Note 2: Since P71 and P9 Port P8 register	ns (Ao to A19, d BCLK) cann d are N chann Bit symbol P8_0 P8_1 Pi8_2	Do to D15, CSo to CS not be modified. nel open-drain ports, nol Bit name Port P8o bit Port P81 bit Port P82 bit	Address 03F016 The pin level on any I/O p for input mode can be re the corresponding bit in The pin level on any I/O set for output mode can by writing to the corres	After rese Indetermination oort which is set ead by reading this register. D port which is be controlled ponding bit in	t ate RW RW RW RW
as bus control pi HOLD, HLDA and Note 2: Since P71 and P9 Port P8 register	Bit symbol P8_1 P8_1 P8_1 P8_2 P8_3	Do to D15, CSo to CS not be modified. nel open-drain ports, pol Bit name Port P8o bit Port P81 bit Port P82 bit Port P83 bit	Address 03F016 Address 03F016 The pin level on any I/O p for input mode can be re the corresponding bit in The pin level on any I/C set for output mode can by writing to the corres this register. (Except for 0 : "L" level	After rese Indetermination oort which is set ead by reading this register. D port which is be controlled ponding bit in	t ate RW RW RW RW RW RW
as bus control pi HOLD, HLDA and Note 2: Since P71 and P9 Port P8 register	Ns (Ao to A19, d) d) BCLK) cannel BCLK) cannel D1 are N channel Symbol P8 Bit symbol P8_0 P8_1 Pi8_2 P8_3 P8_3 P8_4	Do to D15, CSo to CS not be modified. nel open-drain ports, pol Bit name Port P8o bit Port P81 bit Port P82 bit Port P83 bit Port P84 bit	Address 03F016 The pin level on any I/O p for input mode can be re the corresponding bit in The pin level on any I/O set for output mode can by writing to the corres this register. (Except for	After rese Indetermination oort which is set ead by reading this register. D port which is be controlled ponding bit in	t ate RW RW RW RW RW RW RW

Figure 1.20.8 P0 to P10 Registers








Figure 1.20.10 PCR Register

Pin name	Connection
Ports P0 to P7, P8o to P84,	After setting for input mode, connect every pin to Vss via a resistor (pull-down);
P86, P87, P9, P10	or after setting for output mode, leave these pins open. (Notes 1, 2, 3)
Xout (Note 4)	Open
NMI(P8₅)	Connect via resistor to Vcc (pull-up)
AVcc	Connect to Vcc
AVss, Vref, BYTE	Connect to Vss

Table 1.20.1	Unassigned Pin	Handling in	Single-chip Mode
	onussigned i m	i lananing in	onigic onip mode

Note 1: When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.

Note 2: Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).

Note 3: When the ports P71 and P91 are set for output mode, make sure a low-level signal is output from the pins. The ports P71 and P91 are N-channel open-drain outputs.


Note 4: With external clock input to X_{IN} pin.

Table 1.20.2	Unassigned Pin	Handling in Memory	Expansion Mode and	Microprocessor Mode
--------------	----------------	--------------------	---------------------------	---------------------

Pin name	Connection
Ports P0 to P7, P8o to P84,	After setting for input mode, connect every pin to V_{SS} via a resistor (pull-down);
P86, P87, P9, P10	or after setting for output mode, leave these pins open. (Notes 1, 2, 3, 4)
P45/CS1 to P47/CS3	Connect to V_{CC} via a resistor (pulled high) by setting the PD4 register's
	corresponding direction bit for \overline{CS}_i (i = 1 to 3) to "0" (input mode) and
	the CSR register's \overline{CS}_i bit to "0" (chip select disabled).
BHE, ALE, HLDA,	Open
Xout (Note 5), BCLK (Note 6)	
HOLD, RDY, NMI(P8₅)	Connect via resistor to Vcc (pull-up)
AVcc	Connect to Vcc
AVss, Vref	Connect to Vss

Note 1: When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.

- Note 2: Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).
- Note 3: If the CNVss pin has the Vss level applied to it, these pins are set for input ports until the processor mode is switched over in a program after reset. For this reason, the voltage levels on these pins become indeterminate, causing the power supply current to increase while they remain set for input ports.
- Note 4: When the ports P71 and P91 are set for output mode, make sure a low-level signal is output from the pins. The ports P71 and P91 are N-channel open-drain outputs.
- Note 5: With external clock input to XIN pin.
- Note 6: If the PM0 register's PM07 bit is set to "1" (BCLK not output), connect this pin to Vcc via a resistor. (pulled high).



Electrical Characteristics

Symbol		Parameter	Condition	Rated value	Unit
Vcc1	Supply vo	oltage	Vcc1=AVcc	-0.3 to 6.5	V
Vcc2	Supply vo	oltage	Vcc2	-0.3 <vcc2=vcc1< td=""><td>V</td></vcc2=vcc1<>	V
AVcc	Analog s	upply voltage	Vcc1=AVcc	-0.3 to 6.5	V
Vı	Input voltage	RESET, CNVss, BYTE, P60~P67, P70, P72~P77, P80~P87, P90, P92~P97, P100~P107,		-0.3 to Vcc1+0.3	V
		VREF, XIN P00~P07, P10~P17, P20~P27, P30~P37, P40~P47, P50~P57		-0.3 to Vcc2+0.3	V
		P71, P91		-0.3 to 6.5	V
	Output voltage	P60~P67, P70, P72~P77, P80~P84, P86, P87, P90, P92~P97, P100~P107, Xout		-0.3 to V _{cc1} +0.3	V
		P00~P07, P10~P17, P20~P27, P30~P37, P40~P47, P50~P57		-0.3 to Vcc2+0.3	V
		P71, P91		-0.3 to 6.5	V
Pd	Power di	ssipation	T _{opr} =25°C	700	mW
Topr	Operating	g ambient temperature		-40 to 85/-40 to 125 (option)	°C
Tstg	Storage t	emperature		-65 to 150	°C

Table 1.21.1 Absolute Maximum Ratings

option: If you desire this option, please so specify.

Symbol	Parameter			Unit				
Symbol	Parameter			Min.	Тур.	Max.	Unit	
VCC1, VCC2	Supply voltage	age (Vcc1=Vcc2)				5.0	5.5	V
AVcc	Analog suppl	y voltage				Vcc		V
Vss	Supply voltage	ge				0		V
AVss	Analog suppl	y voltage				0		V
VIH	HIGH input	P31~P37, P40~F	P47, P50~P57, P60~P6	7,	0.8Vcc		Vcc	V
	voltage	P70, P72~P77, F	P80~P87, P90, P92~P9	7, P10₀~P107,				
		XIN, RESET, CI	NVss, BYTE					
		P71, P91			0.8Vcc		6.5	V
		P00~P07, P10~F	P17, P20~P27, P30 (Du	ing single-chip mode)	0.8Vcc		Vcc	V
		P00~P07, P10~F	P17, P20~P27, P30		0.5Vcc		Vcc	V
		(Data input during	memory expansion and m	icroprocessor modes)				
VIL	LOW input	P31~P37, P40~F	P47, P50~P57, P60~P6	7,	0		0.2Vcc	V
	voltage	voltage P70~P77, P80~P87, P90~P97, P100~P107,						
	XIN, RESET, CNVss, BYTE							
		P00~P07, P10~F	P17, P20~P27, P30 (Du	ring single-chip mode)	0		0.2Vcc	V
		P00~P07, P10~F	P17, P20~P27, P30		0		0.16Vcc	V
			memory expansion and m					
OH (peak)	HIGH peak output P00~P07, P10~P17, P20~P27, P30~P37,					-10.0	mA	
	current P4 ₀ ~P4 ₇ , P5 ₀ ~P5 ₇ , P6 ₀ ~P6 ₇ , P7 ₀ , P7 ₂ ~P7 ₇ ,							
	P80~P84, P86, P87, P90, P92~P97, P100~P107							
OH (avg)	HIGH average P00~P07, P10~P17, P20~P27, P30~P37,					-5.0	mA	
	output current P40~P47, P50~P57, P60~P67, P70, P72~P77,							
			P86, P87, P90, P92~P					
OL (peak)	LOW peak ou		P10~P17, P20~P27, P				10.0	mA
	current		P50~P57, P60~P67, P					
-			P86, P87, P90~P97, P					
OL (avg)	LOW average		P10~P17, P20~P27, P				5.0	mA
	output currer	-	P50~P57, P60~P67, P	,				
			P86, P87, P90~P97, P					
f(XIN)	Main clock in		Mask ROM version	Vcc=4.2 to 5.5V	0		16	MHz
	oscillation frequence (Notes 4, 5 a		Flash memory version					
f(Xcin)		cillation frequer				32.768	50	kHz
f(Ring)		on frequency	юу			1	- 50	MHz
f(PLL)	-	cillation frequer					20	MHz
f(BCLK)	CPU operatio		ioy	Vcc=4.2 to 5.5V	0		20	MHz
tsu(PLL)			tabilization wait time		•		20	ms

Table 1.21.2 Recommended Operating Conditions (Note 1)

Note 1: Referenced to $V_{CC} = 4.2$ to 5.5 V at Topr = -40 to 85 °C unless otherwise specified.

Note 2: The mean output current is the mean value within 100 ms.

- Note 3: The total IoL (peak) for ports P0, P1, P2, P8₆, P8₇, P9 and P10 must be 80mA max. The total IoL (peak) for ports P3, P4, P5, P6, P7 and P8₀ to P8₄ must be 80mA max. The total IoH (peak) for ports P0, P1, and P2 must be –40mA max. The total IoH (peak) for ports P3, P4 and P5 must be –40mA max. The total IoH (peak) for ports P6, P7 and P8₀ to P8₄ must be –40mA max. The total IoH (peak) for ports P8₆, P8₇, P9 and P10 must be –40mA max.
- Note 4: Relationship between main clock oscillation frequency and supply voltage is shown right.
- Note 5: Execute program /erase of flash memory by $V_{\text{CC}} = 5.0 \pm 0.5 \text{ V}.$
- Note 6: When using 16 MHz or more, use PLL clock.




Table 1.21.3 Electrical Characteristics (Note 1)

Symbol	l Parameter			Meas	uring condition	Standard			Unit
•						Min. Typ. Max			
Vон	HIGH output voltage	P40~P47, P50~P P80~P84, P86, P8	P17, P20~P27, P30~P37, 57, P60~P67, P70, P72~P77, 7, P90, P92~P97, P100~P107	Iон=-5mA		Vcc-2.0		Vcc	V
Vон	HIGH output voltage	P40~P47, P50~P	P17, P20~P27, P30~P37, 57, P60~P67, P70, P72~P77, 17, P90, P92~P97, P100~P107	Іон=—200µА	A.	Vcc-0.3		Vcc	V
Vон	HIGH output	Xout	HIGHPOWER	Іон=–1mA		3.0		Vcc	V
	voltage		LOWPOWER	Іон= —0.5 mA	1	3.0		Vcc	
	HIGH output	Хсоит	HIGHPOWER	With no loa	d applied		2.5		V
	voltage		LOWPOWER	With no loa	d applied		1.6		
Vol	LOW output voltage	P40~P47, P50~	P17, P20~P27, P30~P37, P57, P60~P67, P70~P77,	lo∟=5mA				2.0	V
Vol			P87, P90~P97, P100~P107 P17, P20~P27, P30~P37,	Ι _{ΟL} =200μΑ				0.45	V
VOL	LOW output voltage	P40~P47, P50~	P17, P20~P27, P30~P37, P57, P60~P67, P70~P77, P87, P90~P97, P100~P107	ΙΟΙ=200μΑ				0.45	V
Vol	LOW output	Xout	HIGHPOWER	loL=1mA				2.0	V
	voltage		LOWPOWER	IoL=0.5mA				2.0	1
		Хсоит	HIGHPOWER	With no loa	d applied		0		V
	LOW output voltage		LOWPOWER	With no loa			0		1
Vt+–Vt-	Hysteresis	HOLD, RDY, ΤΑ0ιν~ΤΑ4ιν, ΤΒ0ιν~ΤΒ5ιν, ΙΝΤο~ΙΝΤ5, ΝΜΙ, ΑDTRG, CTSo~CTS2, SCL, SDA, CLKo~CLK4,				0.2	-	1.0	V
VT+-VT-	Hysteresis	RESET	, <u>KI0~KI3,</u> RxD0~RxD2, S1N3			0.2		2.2	V
<u>v⊤+−v⊤-</u> Iih	HIGH input		D17 D200 D27 D2-0 D2	VI=5V		0.2		5.0	V µA
IIT	current	P00~P07, P10~P17, P20~P27, P30~P33, P40~P47, P50~P57, P60~P67, P70~P77, P80~P87, P90~P97, P100~P107, XIN, RESET, CNVss, BYTE		VI-JV				5.0	
lı.	LOW input current	P0o~P07, P1o~P17, P2o~P27, P3o~P33, P4o~P47, P5o~P57, P6o~P67, P7o~P77, P8o~P87, P9o~P97, P10o~P107, XIN, RESET, CNVss, BYTE		Vi=0V				-5.0	μA
Rpullup	Pull-up resistance	P00~P07, P10~ P40~P47, P50~P	P17, P20~P27, P30~P37, 57, P60~P67, P70, P72~P77, 17, P90, P92~P97, P100~P107	Vi=0V		30	50	170	kΩ
Rfxin	Feedback resi						1.5		MΩ
Rfxcin	Feedback resi						1.5		MΩ
	RAM retention	otaneo		At stop mod		2.0	15		V
		<u> </u>	In single-chip mode,		f(BCLK)=20MHz,	2.0	18	32	mA
lcc	Power supply (Vcc = 4.2 to 5		the output pins are open and other pins	Mask I town	No division, PLL operation No division, Ring oscillation		10	52	mA
			are Vss.	Flash memory	f(BCLK)=20MHz, No division, PLL operation		20	34	mA
					No division, Ring oscillation		1.8		mA
				Flash memory Program	Vcc=5V		15		mA
				Flash memory Erase	f(BCLK)=10MHz, Vcc=5V		25		mA
				Mask ROM	f(Xcin)=32kHz, Low power dissipation mode, ROM (Note 2)		25		μA
				Flash memory	f(BCLK)=32kHz, Low power dissipation mode, RAM (Note 2)		25		μA
					f(BCLK)=32kHz, Low power dissipation mode, Flash memory (Note 2)		420		μΑ
				Mask ROM	Ring oscillation, Wait mode		50		μA
				Flash memory	3), Oscillation capacity High		8.5		μΑ
					f(BCLK)=32kHz, Wait mode (Note 3), Oscillation capacity Low		3.0		μΑ
					Stop mode, T _{opr} = 25 °C		0.8	3.0	μA

Note 1: Referenced to V_{CC} = 4.2 to 5.5 V, Vss = 0 V at Topr = -40 to 85 °C, f(BCLK) = 20 MHz unless otherwise specified. Note 2: This indicates the memory in which the program to be executed exists.

Note 3: With one timer operated using fc32.

Symbol	Parameter Measuring condition		Moscuring condition		Standard			Unit
Symbol			suring condition	Min.	Тур.	Max.	Unit	
_	Resolution		VREF=VCC				10	Bits
INL	Integral	10 bits	VREF=VCC	ANEX0, ANEX1 input,			±3	LSB
	non-linearity		=5V	AN₀ to AN7 input,				
	error			AN00 to AN07 input,				
				AN20 to AN27 input				
				External operation amp			±7	LSB
				connection mode				
		8 bits	VREF=AVC	1			±2	LSB
-	Absolute	10 bits	VREF=VCC	ANEX0, ANEX1 input,			±3	LSB
	accuracy		=5V	AN₀ to AN7 input,				
				ANoo to ANo7 input,				
				AN20 to AN27 input				
				External operation amp			±7	LSB
				connection mode				
		8 bits	VREF=AVC	c=Vcc=5V			±2	LSB
DNL	Differential nor	n-linearity error					±1	LSB
_	Offset error						±3	LSB
_	Gain error						±3	LSB
RLADDER	Ladder resista	nce	VREF=VCC		10		40	kΩ
t CONV	Conversion time (10	bits), Sample & hold function available	VREF=VCC=5V, ØAD=10MHz		3.3			μs
	Conversion time (8	bits), Sample & hold function available	VREF=VCC=	=5V, φad=10MHz	2.8			μs
t SAMP	Sampling time	· · · ·			0.3			μs
VREF	Reference volt	age			2.0		Vcc	V
VIA	Analog input v				0		VREF	V

Note 1: Referenced to $V_{CC} = AV_{CC} = V_{REF} = 4.2$ to 5.5 V, $V_{SS} = AV_{SS} = 0$ V, -40 to 85 °C unless otherwise specified. Note 2: AD operation clock frequency (ϕ_{AD} frequency) must be 10 MHz or less.

Note 3: A case without sample & hold function turn ϕ_{AD} frequency into 250 kHz or more in addition to a limit of Note 2. A case with sample & hold function turn ϕ_{AD} frequency into 1 MHz or more in addition to a limit of Note 2.

Table 1.21.5 D-A conversion Characteristics (Note 1)

Symbol	Parameter	Measuring condition	5	Standard			
	Faranieter	Measuring condition	Min.	Тур.	Max.	Unit	
_	Resolution				8	Bits	
_	Absolute accuracy				1.0	%	
tsu	Setup time				3	μs	
Ro	Output resistance		4	10	20	kΩ	
IVREF	Reference power supply input current	(Note 2)			1.5	mA	

Note 1: Referenced to Vcc = AVcc = VREF = 4.2 to 5.5 V, Vss = AVss = 0 V, -40 to 85 °C unless otherwise specified.

Note 2: This applies when using one D-A converter, with the DAi register (i = 0, 1) for the unused D-A converter set to "0016". The A-D converter's ladder resistance is not included. Also, the current IVREF always flows even though VREF may have been set to be unconnected by the ADCON1 register.

Table 1.21.6 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring	S	Unit		
Symbol		condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during	Vcc = 4.2 to 5.5 V			2	ms
	powering-on					
td(R-S)	STOP release time				150	μs
td(W-S)	Low power dissipation mode wait mode release time				150	μs
td(M-L)	Time for internal power supply stabilization when main clock oscillation status				50	μs
	CPU clock		-			

Timing Requirements (Referenced to $V_{CC} = 5 V$, $V_{SS} = 0 V$, at Topr = -40 to 85 °C unless otherwise specified)

Symbol	Parameter	Stan	Unit	
	Faldillelei	Min.	Max.	Unit
tc	External clock input cycle time	62.5		ns
tw(H)	External clock input HIGH pulse width	25		ns
tw(L)	External clock input LOW pulse width	25		ns
tr	External clock rise time		15	ns
tr	External clock fall time		15	ns

Table 1.21.8 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tac1(RD-DB)	Data input access time (for setting with no wait)		(Note 1)	ns
tac2(RD-DB)	Data input access time (for setting with wait)		(Note 2)	ns
tac3(RD-DB)	Data input access time (when accessing multiplexed bus area)		(Note 3)	ns
tsu(DB-RD)	Data input setup time	40		ns
tsu(RDY-BCLK)	RDY input setup time	30		ns
tsu(HOLD-BCLK)	HOLD input setup time	40		ns
t h(RD-DB)	Data input hold time	0		ns
th(BCLK-RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		40	ns

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 45 \text{ [ns]}$$

Note 2: Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5)\times10^9}{f(BCLK)} - 45 \text{ [ns]} \qquad \text{n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.}$

Note 3: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 45 \text{ [ns]} \qquad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$

Timing Requirements

(Referenced to Vcc = 5 V, Vss = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 1.21.9 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc(TA)	TAin input cycle time	100		ns
tw(TAH)	TAi⊪ input HIGH pulse width	40		ns
tw(TAL)	TAil input LOW pulse width	40		ns

Table 1.21.10 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Standard		Unit
	Falameter	Min.	Max.	
tc(TA)	TAin input cycle time	400		ns
tw(TAH)	TAi⊪ input HIGH pulse width	200		ns
tw(TAL)	TAil input LOW pulse width	200		ns

Table 1.21.11 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TA)	TAin input cycle time	200		ns
tw(TAH)	TAi⊪ input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 1.21.12 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
	Farameter	Min.	Max.	
tw(TAH)	TAi⊪ input HIGH pulse width	100		ns
tw(TAL)	TAin input LOW pulse width	100		ns

Table 1.21.13 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
Symbol	Farameter	Min.	Max.	Unit
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiout input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiout input setup time	400		ns
th(TIN-UP)	TAiout input hold time	400		ns

Table 1.21.14 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Symbol Parameter	Standard		Unit
Symbol		Min.	Max.	Unit
tc(TA)	TAi⊪ input cycle time	800		ns
tsu(TAIN-TAOUT)	TAiout input setup time	200		ns
tsu(TAOUT-TAIN)	TAin input setup time	200		ns

Timing Requirements

(Referenced to Vcc = 5 V, Vss = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 1.21.15 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
Symbol	Falameter	Min.	Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	100		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	40		ns
t _{c(TB)}	TBin input cycle time (counted on both edges)	200		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	80		ns

Table 1.21.16 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 1.21.17 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stand	dard	Unit
Symbol	Farameter		Max.	Unit
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 1.21.18 A-D Trigger Input

Symbol	Parameter		Standard		
Symbol	Falameter	Min.	Max.	Unit	
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns	
tw(ADL)	ADTRG input LOW pulse width	125		ns	

Table 1.21.19 Serial I/O

Symbol	Parameter		Standard		
Symbol	Falameter	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	200		ns	
tw(CKH)	CLKi input HIGH pulse width	100		ns	
tw(CKL)	CLKi input LOW pulse width	100		ns	
td(C-Q)	TxDi output delay time		80	ns	
th(C-Q)	TxDi hold time	0		ns	
tsu(D-C)	RxDi input setup time	30		ns	
th(C-D)	RxDi input hold time	90		ns	

Table 1.21.20 External Interrupt INTi Input

Symbol	Parameter	Standard Unit		
Symbol	Falameter	Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	INTi input LOW pulse width	250		ns

Switching Characteristics

(Referenced to Vcc = 5 V, Vss = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Symbol	Parameter	Measuring	Stan	dard	Unit
Symbol	Farameter	condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time	Figure 1.21.1		25	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
th(RD-AD)	Address output hold time (refers to RD)		0		ns
th(WR-AD)	Address output hold time (refers to WR)		(Note 1)		ns
td(BCLK-CS)	Chip select output delay time	•		25	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
td(BCLK-ALE)	ALE signal output delay time			25	ns
$t_{h(BCLK-ALE)}$	ALE signal output hold time		-4		ns
td(BCLK-RD)	RD signal output delay time			25	ns
$t_{h(BCLK-RD)}$	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time	-	0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (refers to BCLK) (Note 3)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(Note 2)		ns
th(WR-DB)	Data output hold time (refers to WR) (Note 3)		(Note 1)		ns

Table 1.21.21	Memory Expar	sion Mode and	Microprocessor	Mode (for	setting with n	o wait)
---------------	--------------	---------------	----------------	-----------	----------------	---------

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10 [ns]$$

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 40$$
 [ns] f(BCLK) is 12.5 MHz or less.

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in


 $t = -CR \times \ln (1 - V_{OL} / V_{CC})$

by a circuit of the right figure.

For example, when $V_{OL} = 0.2 V_{CC}$, C = 30 pF,

R =1 k Ω , hold time of output "L" level is

t = $-30 \text{ pF} \times 1 \text{ k}\Omega \times \text{ln} (1 - 0.2 \text{ Vcc} / \text{Vcc}) = 6.7 \text{ ns.}$






Figure 1.21.1. Port P0 to P10 Measurement Circuit

Switching Characteristics

(Referenced to V_{CC} = 5 V, V_{SS} = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Symbol	Parameter	Parameter Measuring Standard		Unit		
Symbol	Falailletei	condition	Min.	Max.	Unit	
td(BCLK-AD)	Address output delay time	Figure 1.21.1		25	ns	
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns	
th(RD-AD)	Address output hold time (refers to RD)		0		ns	
th(WR-AD)	Address output hold time (refers to WR)		(Note 1)		ns	
td(BCLK-CS)	Chip select output delay time			25	ns	
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns	
td(BCLK-ALE)	ALE signal output delay time			25	ns	
th(BCLK-ALE)	ALE signal output hold time		-4		ns	
td(BCLK-RD)	RD signal output delay time			25	ns	
th(BCLK-RD)	RD signal output hold time		0		ns	
td(BCLK-WR)	WR signal output delay time			25	ns	
th(BCLK-WR)	WR signal output hold time		0		ns	
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns	
th(BCLK-DB)	Data output hold time (refers to BCLK) (Note 3)		4		ns	
td(DB-WR)	Data output delay time (refers to WR)		(Note 2)		ns	
th(WR-DB)	Data output hold time (refers to WR) (Note 3)		(Note 1)		ns	

Table 1.21.22	Memory Expansion Me	de and Microprocessor Mode (for 1- to 3-wait setting and externation	al area access)
---------------	---------------------	------------------------------	--	-----------------

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10 [ns]$$

Note 2: Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5) \times 10^9}{f(BCLK)} - 40 \text{ [ns]}$ n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting. When n = 1, f(BCLK) is 12.5 MHz or less.

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in


 $t = -CR \times ln (1 - V_{OL} / V_{CC})$

by a circuit of the right figure.

For example, when $V_{OL} = 0.2 V_{CC}$, C = 30 pF,

R =1 k Ω , hold time of output "L" level is

 $t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \ln(1 - 0.2 \text{ Vcc} / \text{ Vcc}) = 6.7 \text{ ns.}$



Switching Characteristics

(Referenced to Vcc = 5 V, Vss = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Symbol	Parameter	Measuring	Stan	dard	Unit
Symbol	Falameter	condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time	Figure 1.21.1		25	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
th(RD-AD)	Address output hold time (refers to RD)		(Note 1)		ns
th(WR-AD)	Address output hold time (refers to WR)		(Note 1)		ns
$t_{d(BCLK-CS)}$	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
th(RD-CS)	Chip select output hold time (refers to RD)		(Note 1)		ns
th(WR-CS)	Chip select output hold time (refers to WR)		(Note 1)		ns
$t_{d(BCLK-RD)}$	RD signal output delay time			25	ns
t h(BCLK-RD)	RD signal output hold time		0		ns
$t_{d(BCLK-WR)}$	WR signal output delay time			25	ns
$t_{h(BCLK-WR)}$	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (refers to BCLK)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(Note 2)		ns
t h(WR-DB)	Data output hold time (refers to WR)		(Note 1)		ns
td(BCLK-ALE)	ALE signal output delay time (refers to BCLK)			25	ns
$t_{h(BCLK-ALE)}$	ALE signal output hold time (refers to BCLK)		-4		ns
td(AD-ALE)	ALE signal output delay time (refers to Address)		(Note 3)		ns
th(ALE-AD)	ALE signal output hold time (refers to Address)		(Note 4)		ns
td(AD-RD)	RD signal output delay from the end of Address		0		ns
td(AD-WR)	WR signal output delay from the end of Address		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

Table 1.21.23 Memory Expansion Mode and Microprocessor Mode (for 2- to 3-wait setting, external area access and multiplexed bus selection)

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10 \text{ [ns]}$$

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 40 \text{ [ns]} \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$

Note 3: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 25 \text{ [ns]}$$

Note 4: Calculated according to the BCLK frequency as follows:




Figure 1.21.2 Timing Diagram (1)




Figure 1.21.3 Timing Diagram (2)




Figure 1.21.4 Timing Diagram (3)




Figure 1.21.5 Timing Diagram (4)




Figure 1.21.6 Timing Diagram (5)




Figure 1.21.7 Timing Diagram (6)




Figure 1.21.8 Timing Diagram (7)




Figure 1.21.9 Timing Diagram (8)

Flash Memory

Flash Memory Performance

The flash memory version is functionally the same as the mask ROM version except that it internally contains flash memory.

The flash memory version has four modes — CPU rewrite mode, standard serial I/O mode, parallel I/O mode and CAN I/O mode — in which its internal flash memory can be operated on.

Table 1.22.1 shows the outline performance of flash memory version (refer to "Table 1.1.1 Performance outline of M16C/6N4 Group" for the items not listed in Table 1.22.1). Table 1.22.2 shows the outline of flash memory rewrite mode.

Item		Specifications		
Flash memory operating mode		4 modes (CPU rewrite, standard serial I/O, parallel I/O, CAN I/O)		
Erase block	User ROM area	Refer to "Figure 1.22.1 Flash Memory Block Diagram"		
division	Boot ROM area	1 block (4 Kbytes) (Note 1)		
Method for progra	m	In units of word, in units of byte (Note 2)		
Method for erasure		Collective erase, block erase		
Program, erase control method		Program and erase controlled by software command		
Protect method		Protected for each block by lock bit		
Number of comma	ands	8 commands		
Number of program a	and erasure (Note 3)) 100 times		
ROM code protect ion		Parallel I/O , standard serial I/O and CAN I/O modes are supported.		

Table 1.22.1 Flash Memory Version Specifications

Note 1: The boot ROM area contains a standard serial I/O mode and CAN I/O mode rewrite control program which is stored in it when shipped from the factory. This area can only be rewritten in parallel I/O mode.

Note 2: Can be programmed in byte units in only parallel I/O mode.

Note 3: Definition of programming and erasure times

The programming and erasure times are defined to be per-block erasure times. For example, assume a case where a 4K-byte block A is programmed in 2,048 operations by writing one word at a time and erased thereafter. In this case, the block is reckoned as having been programmed and erased once.

If a product is guaranteed of 100 times of programming and erasure, each block in it can be erased up to 100 times.

Flash memory rewrite mode	CPU rewrite mode (Note 1)	Standard serial I/O mode	Parallel I/O mode	CAN I/O mode
Function	The user ROM area is rewritten by executing software commands from the CPU. EW0 mode: Can be rewritten in any area other than the flash memory (Note 2) EW1 mode: Can be rewritten in the flash memory	dedicated serial pro- grammer. Standard serial I/O mode 1:	The boot ROM and user ROM areas are rewrit- ten by using a dedicated parallel programmer.	The user ROM area is rewritten by using a dedicated CAN pro- grammer.
Areas which can be rewritten	User ROM area	User ROM area	User ROM area Boot ROM area	User ROM area
Operation mode	Single chip mode Memory expansion mode (EW0 mode) Boot mode (EW0 mode)	Boot mode	Parallel I/O mode	Boot mode
ROM programmer	None	Serial programmer	Parallel programmer	CAN programmer

Table 1.22.2 Flash Memory Rewrite Modes Overview

Note 1: The PM13 bit remains set to "1" while the FMR01 bit in the FMR0 register = 1 (CPU rewrite mode enabled). The PM13 bit is reverted to its original value by setting the FMR01 bit to "0" (CPU rewrite mode disabled). However, if the PM13 bit is changed during CPU rewrite mode, its changed value is not reflected until after the FMR01 bit is set to "0".

Note 2: When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to "1". The rewrite control program can only be executed in the internal RAM or in an external area that is enabled for use when the PM13 bit = 1.


Note 3: When using the standard serial I/O mode 2, make sure a main clock input oscillation frequency is set to 5 MHz, 10 MHz or 16 MHz .

Memory Map

The ROM in the flash memory version is separated between a user ROM area and a boot ROM area. Figure 1.22.1 shows the block diagram of flash memory. The user ROM area has a 4-Kbyte block A, in addition to the area that stores a program for microcomputer operation during singe-chip or memory expansion mode.

The user ROM area is divided into several blocks, each of which can individually be protected (locked) against programming or erasure. The user ROM area can be rewritten in all of CPU rewrite, standard serial I/O mode, parallel I/O mode and CAN I/O mode. Block A is enabled for use by setting the PM1 register's PM10 bit to "1" (block A enabled, $\overline{CS_2}$ area at addresses 10000₁₆ to 26FFF₁₆).

The boot ROM area is located at addresses that overlap the user ROM area, and can only be rewritten in parallel I/O mode. After a hardware reset that is performed by applying a high-level signal to the CNV_{SS} and $P5_0$ pins and a low-level signal to the $P5_5$ pin, the program in the boot ROM area is executed. After a hardware reset that is performed by applying a low-level signal to the CNV_{SS} pin, the program in the boot ROM area is executed. After a hardware reset that is performed by applying a low-level signal to the CNV_{SS} pin, the program in the user ROM area is executed (but the boot ROM area cannot be read).





Boot Mode

After a hardware reset which is performed by applying a low-level signal to the P5₅ pin and a high-level signal to the CNV_{SS} and P5₀ pins, the microcomputer is placed in boot mode, thereby executing the program in the boot ROM area.

During boot mode, the boot ROM and user ROM areas are switched over by the FMR05 bit in the FMR0 register. The boot ROM area contains a standard serial I/O mode and CAN I/O mode based rewrite control program which was stored in it when shipped from the factory.

The boot ROM area can be rewritten in parallel input/output mode. Prepare an EW0 mode based rewrite control program and write it in the boot ROM area, and the flash memory can be rewritten as suitable for the system.

Functions to Prevent Flash Memory from Rewriting

To prevent the flash memory from being read or rewritten easily, parallel I/O mode has a ROM code protect and standard serial I/O mode and CAN I/O mode have an ID code check function.

ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten during parallel I/O mode. Figure 1.22.2 shows the ROMCP register.

The ROMCP register is located in the user ROM area. The ROMCP1 bit consists of two bits. The ROM code protect function is enabled by setting one or both of two ROMCP1 bits to "0" when the ROMCR bits are not "00₂", with the flash memory thereby protected against reading or rewriting. Conversely, when the ROMCR bits are "00₂" (ROM code protect removed), the flash memory can be read or rewritten. Once the ROM code protect function is enabled, the ROMCR bits cannot be changed during parallel I/O mode. Therefore, use standard serial I/O mode or other modes to rewrite the flash memory.

ID Code Check Function

Use this function in standard serial I/O mode and CAN I/O mode. Unless the flash memory is blank, the ID codes sent from the programmer and the ID codes written in the flash memory are compared to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 0FFFDF₁₆, 0FFFE3₁₆, 0FFFE3₁₆, 0FFFE3₁₆, 0FFFF3₁₆, 0FFFF7₁₆, and 0FFFB₁₆. Prepare a program in which the ID codes are preset at these addresses and write it in the flash memory. Figure 1.22.3 shows the ID code store addresses.

Bit symbol (b3-b0)	Bit name Reserved bit	Function	RW
(b3-b0)	Reserved bit	Q	
		Set to "1"	RW
ROMCR	ROM code protect	^{b5 b4} 0 0 : Removes protect 0 1 :	RW
	reset bit (Notes 1, 2)	1 0 : Finables ROOMCP1 bit	RW
	ROM code protect level	b7b6 00: 01: Protect enabled	RW
ROMOPT	1 set bit (Notes 1, 3, 4)	1 0 : J 1 1 : Protect disabled	RW
sed, the RON set to "002", R	ICP register is set to "FF16". OM code protect level 1 is re	moved. However, because the RC	OMCF
S	sed, the ROM et to "002", R during parall set to other	ROMCP1 ROMCP1 ROM code protect level 1 set bit (Notes 1, 3, 4) is set to "0", it cannot be set back to "1 sed, the ROMCP register is set to "FF16". et to "002", ROM code protect level 1 is re during parallel I/O mode, they need to be set to other than "002" and the ROMCP	ROMCP1ROM code protect level 1 set bit $11 :$ Enduces no content is at 0 0 : 0 1 : 1 0 :ROMCP1ROM code protect level 1 set bit $10 :$ 1 $10 :$

Figure 1.22.2 ROMCP Register

Address ==			=	
0FFFDF16 to 0FFFDC16	ID1	Undefined instruction vector		
0FFFE316 to 0FFFE016	ID2	Overflow vector		
0FFFE716 to 0FFFE416		BRK instruction vector		
0FFFEB16 to 0FFFE816	ID3	Address match vector		
0FFFEF16 to 0FFFEC16	ID4	Single step vector		
0FFFF316 to 0FFFF016	ID5	Oscillation stop and re-oscillation detection/Watchdog timer vector		
0FFFF716 to 0FFFF416	ID6	DBC vector		
0FFFB16 to 0FFFF816	ID7	NMI vector		
0FFFF16 to 0FFFFC16 ROMCP Reset vector				
4 bytes				



CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted on-board without having to use a ROM programmer, etc.

In CPU rewrite mode, only the user ROM area shown in Figure 1.22.1 can be rewritten and the boot ROM area cannot be rewritten. Make sure the Program and the Block Erase commands are executed only on each block in the user ROM area.

During CPU rewrite mode, the user ROM area be operated on in either Erase Write 0 (EW0) mode or Erase Write 1 (EW1) mode. Table 1.22.3 lists the differences between EW0 and EW1 modes.

Item	EW0 mode	EW1 mode
Operation mode	Single chip mode	Single chip mode
	Memory expansion mode	
	Boot mode	
Areas in which a	User ROM area	User ROM area
rewrite control	Boot ROM area	
program can be located		
Areas in which a	Must be transferred to any area other	Can be executed directly in the user
rewrite control	than the flash memory (e.g., RAM)	ROM area
program can be executed	before being executed (Note 2)	
Areas which can be	User ROM area	User ROM area
rewritten		However, this does not include the area
		in which a rewrite control program exists
Software command	None	Program, Block Erase command
limitations		Cannot be executed on any block in
		which a rewrite control program exists
		Erase All Unlocked Block command
		Cannot be executed when the lock bit
		for any block in which a rewrite control
		program exists is set to "1" (unlocked)
		or the FMR0 register's FMR02 bit is set
		to "1" (lock bit disabled)
		Read Status Register command
		Cannot be executed
Modes after Program or	Read Status Register mode	Read Array mode
Erase		
CPU status during Auto	Operating	Hold state (I/O ports retain the state in
Write and Auto Erase		which they were before the command
		was executed) (Note 1)
Flash memory status	•Read the FMR0 register's FMR00,	Read the FMR0 register's FMR00,
detection	FMR06, and FMR07 bits in a program	FMR06, and FMR07 bits in a program
	•Execute the Read Status Register	
	command to read the status register's	
	SR7, SR5, and SR4 flags.	

Table 1.22.3 EW0 Mode and EW1 Mode

Note 1: Make sure no interrupts (except NMI and watchdog timer interrupts) and DMA transfers will occur.
 Note 2: When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to "1". The rewrite control program can only be executed in the internal RAM or in an external area that is enabled for use when the PM13 bit = 1.

EW0 Mode

The microcomputer is placed in CPU rewrite mode by setting the FMR0 register's FMR01 bit to "1" (CPU rewrite mode enabled), ready to accept commands. In this case, because the FMR1 register's FMR11 bit = 0, EW0 mode is selected. The FMR01 bit can be set to "1" by writing "0" and then "1" in succession. Use software commands to control program and erase operations. Read the FMR0 register or status register to check the status of program or erase operation at completion.

• EW1 Mode

EW1 mode is selected by setting FMR11 bit to "1" (by writing "0" and then "1" in succession) after setting the FMR01 bit to "1" (by writing "0" and then "1" in succession).

Read the FMR0 register to check the status of program or erase operation at completion. The status register cannot be read during EW1 mode.

Figure 1.22.4 shows the FMR0 register and FMR1 register.

FMR00 Bit

This bit indicates the operating status of the flash memory. The bit is "0" when the Program, Erase, or Lock Bit program is running; otherwise, the bit is "1".

FMR01 Bit

The microcomputer is made ready to accept commands by setting the FMR01 bit to "1" (CPU rewrite mode). During boot mode, make sure the FMR05 bit also is "1" (user ROM area access).

FMR02 Bit

The lock bit set for each block can be disabled by setting the FMR02 bit to "1" (lock bit disabled). (Refer to "Data Protect Function".) The lock bits set are enabled by setting the FMR02 bit to "0".

The FMR02 bit only disables the lock bit function and does not modify the lock bit data (lock bit status flag). However, if the Erase command is executed while the FMR02 bit is set to "1", the lock bit data changes state from "0" (locked) to "1" (unlocked) after Erase is completed.

FMSTP Bit

This bit is provided for initializing the flash memory control circuits, as well as for reducing the amount of current consumed in the flash memory. Setting the FMSTP bit to "1" makes the internal flash memory inaccessible. Therefore, make sure the FMSTP bit is modified in other than the flash memory area. In the following cases, set the FMSTP bit to "1":

- When flash memory access resulted in an error while erasing or programming in EW0 mode (FMR00 bit not reset to "1" (ready))
- When entering low power dissipation mode or ring oscillator low power dissipation mode

Figure 1.22.7 shows a flow chart to be followed before and after entering low power dissipation mode. Note that when going to stop or wait mode, the FMR0 register does not need to be set because the power for the internal flash memory is automatically turned off and is turned back on again after returning from stop or wait mode.

FMR05 Bit

This bit switches between the boot ROM and user ROM areas during boot mode. Set this bit to "0" when accessing the boot ROM area (for read) or "1" (user ROM access) when accessing the user ROM area (for read, write, or erase).

FMR06 Bit

This is a read-only bit indicating the status of auto program operation. The bit is set to "1" when a program error occurs; otherwise, it is set to "0". For details, refer to "Full Status Check".

FMR07 Bit

This is a read-only bit indicating the status of auto erase operation. The bit is set to "1" when an erase error occurs; otherwise, it is set to "0". For details, refer to "Full Status Check".

FMR11 Bit

Setting this bit to "1" (EW1 mode) places the microcomputer in EW1 mode.

FMR16 Bit

This is a read-only bit indicating the execution result of the Read Lock Bit Status command.

Figures 1.22.5 and 1.22.6 show the setting and resetting of EW0 mode and EW1 mode, respectively.

Flash memory control register 0 b7 b5 b4 b3 b2 b1 Symbol Address After reset 0 FMR0 01B716 XX0000012 Bit symbol Bit name Function RW 0 : Busy (being written or erased) (Note 1) FMR00 RY/BY status flag RO 1: Ready CPU rewrite mode 0 : Disables CPU rewrite mode FMR01 RW select bit (Note 2) 1 : Enables CPU rewrite mode Lock bit disable select bit 0: Enables lock bit FMR02 RW (Note 3) 1: Disables lock bit 0 Enables flash memory operation 1: Stops flash memory operation Flash memory stop bit FMSTP RW (placed in low power dissipation mode (Notes 4, 5) flash memory initialized) Reserved bit Set to "0" (b4) RW User ROM area select bit 0 : Boot BOM area is accessed (Effective in only boot mode) FMR05 RW 1: User ROM area is accessed (Note 4) Program status flag 0 : Terminated normally FMR06 RO (Note 6) 1 : Terminated in error 0 : Terminated normally FMR07 Erase status flag (Note 6) RO 1 : Terminated in error

Note 1: This status includes writing or reading with the Lock Bit Program or Read Lock Bit Status command.

Note 2: To set this bit to "1", write "0" and then "1" in succession. Make sure no interrupts or no DMA transfers will occur before writing "1" after writing "0".

Write to this bit when the MMI pin is in the high state. Also, while in EW0 mode, make sure this bit is modified in other than the flash memory area.

To set this bit to "0", in a read array mode.

Note 3: To set this bit to "1", write "0" and then "1" in succession when the FMR01 bit = 1. Make sure no interrupts or no DMA transfers will occur before writing "1" after writing "0".

Note 4: Make sure this bit is modified in other than the flash memory area.

Note 5: Effective when the FMR01 bit = 1 (CPU rewrite mode). If the FMR01 bit = 0, although the FMSTP bit can be set to "1" by writing "1" in a program, the flash memory is neither placed in low power mode nor initialized.

Note 6: This flag is set to "0" by executing the Clear Status command.

Flash memory control register 1 b3 b2 b1 h7 b6 b5 h4 h0 Symbol Address After reset 0 0 0 FMR1 01B516 0X00XX0X2 Bit symbol Bit name RW Function The value in this bit when read is Reserved bit RO (b0) indeterminate. 0 : EW0 mode FMR11 EW1 mode select bit (Note) RW 1 : EW1 mode The value in this bit when read is Reserved bit RO (b3-b2) indeterminate. Reserved bit Set to "0" RW (b5-b4) 0:Lock FMR16 Lock bit status flag RO 1 : Unlock Reserved bit Set to "0" RW (b7) Note: To set this bit to "1", write "0" and then "1" in succession when the FMR01 bit = 1. Make sure no interrupts or no DMA

transfers will occur before writing "1" after writing "0".

Write to this bit when the NMI pin is in the high state.

Note that the FMR01 and FMR11 bits both are set to "0" by setting the FMR01 bit to "0".

Figure 1.22.4 FMR0 Register and FMR1 Register

M16C/6N4 Group




Figure 1.22.5 Setting and Resetting of EW0 Mode




Figure 1.22.6 Setting and Resetting of EW1 Mode

M16C/6N4 Group




Figure 1.22.7 Processing Before and After Low Power Dissipation Mode

Precautions on CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

(1) Operation Speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for CPU clock using the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register. Also, set the PM17 bit in the PM1 register to "1" (with wait state).

(2) Instructions to Prevent from Using

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

(3) Interrupts

EW0 Mode

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a NMI or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

• The address match interrupt cannot be used because the flash memory's internal data is referenced. EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer interrupts.
- The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a NMI interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

(4) How to Access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts or no DMA transfers will occur before writing "1" after writing "0". Also only when $\overline{\text{NMI}}$ pin is "H" level.

(5) Writing in User ROM Space

EW0 Mode

 If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O, parallel I/O or CAN I/O mode should be used.

EW1 Mode

• Avoid rewriting any block in which the rewrite control program is stored.

(6) DMA Transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR0 register's FMR00 bit = 0 (during the auto program or auto erase period).

(7) Writing Command and Data

Write the command code and data at even addresses.

(8) Wait Mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

(9) Stop Mode

When shifting to stop mode, the following settings are required:

- Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).
- Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)

Example program	BSET	0, CM1	; Stop mode
	JMP.B	L1	
11.			

Program after returning from stop mode

(10) Low Power Dissipation Mode and Ring Oscillator Low Power Dissipation Mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- Block erase
- Erase all unlocked blocks
- Lock bit program

Software Commands

Software commands are described below. The command code and data must be read and written in 16-bit unit, to and from even addresses in the user ROM area. When writing command code, the high-order 8 bits (D_{15} to D_8) are ignored. Table 1.22.4 lists the software commands.

	First bus cycle			Second bus cycle		
Software command	Mode	Address	Data (D15 to D0)	Mode	Address	Data (D15 to D0)
Read array	Write	×	XXFF16	-	-	-
Read status register	Write	×	xx7016	Read	×	SRD
Clear status register	Write	×	XX5016	-	-	-
Program	Write	WA	xx40 ₁₆	Write	WA	WD
Block erase	Write	×	xx2016	Write	BA	xxD016
Erase all unlocked block (Note 1)	Write	×	XXA7 16	Write	×	xxD0 ₁₆
Lock bit program	Write	BA	XX7716	Write	BA	XXD016
Read lock bit status	Write	×	xx71 ₁₆	Write	BA	xxD016(Note 2)

Note 1: It is only blocks 0 to 8 that can be erased by the Erase All Unlocked Block command.

Block A cannot be erased. Use the Block Erase command to erase block A.

Note 2: Note that the commands in the second bus cycle are different from those of the existing M16C/6N0 group. The lock bit status is output to the FMR16 bit of the FMR1 register. Read this bit: "0" (locked), "1" (unlocked)

SRD: Status register data (D7 to D0)

WA: Write address (Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.)

WD: Write data (16 bits)

BA: Uppermost block address (even address, however)

X: Any even address in the user ROM area

x: High-order 8 bits of command (ignored)

Read Array Command (FF16)

This command reads the flash memory.

Writing "xxFF₁₆" in the first bus cycle places the microcomputer in read array mode. Enter the read address in the next or subsequent bus cycles, and the content of the specified address can be read in 16-bit unit.

Because the microcomputer remains in read array mode until another command is written, the contents of multiple addresses can be read in succession.

Read Status Register Command (7016)

This command reads the status register.

Write " $xx70_{16}$ " in the first bus cycle, and the status register can be read in the second bus cycle. (Refer to "Status Register.") When reading the status register too, specify an even address in the user ROM area.

Do not execute this command in EW1 mode.

Clear Status Register Command (5016)

This command clears the status register to "0".

Write " $xx50_{16}$ " in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 in the status register will be set to "0".

Program Command (4016)

This command writes data to the flash memory in 1-word (2-byte) unit.

Write "xx40₁₆" in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle. Check the FMR00 bit in the FMR0 register to see if auto programming has finished. The FMR00 bit is "0" during auto programming and set to "1" when auto programming is completed.

Check the FMR06 bit in the FMR0 register after auto programming has finished, and the result of auto programming can be known. (Refer to "Full Status Check".)

Figure 1.22.8 shows an example of program flowchart.

Note that each block can be disabled from being programmed by a lock bit. (Refer to "Data Protect Function".) Be careful not to write over already programmed addresses.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto programming starts, making it possible to read the status register. The status register bit 7 (SR7) is set to "0" at the same time auto programming starts, and set back to "1" when auto programming finishes. In this case, the microcomputer remains in read status register mode until a read command is written next. The result of auto programming can be known by reading the status register after auto programming has finished.




Figure 1.22.8 Program Command

Block Erase

Write "xx20₁₆" in the first bus cycle and write "xxD0₁₆" to the uppermost address of a block (even address, however) in the second bus cycle, and an auto erase operation (erase and verify) will start. Check the FMR0 register's FMR00 bit to see if auto erasing has finished.

The FMR00 bit is "0" during auto erasing and set to "1" when auto erasing is completed.

Check the FMR0 register's FMR07 bit after auto erasing has finished, and the result of auto erasing can be known. (Refer to "Full Status Check".)

Figure 1.22.9 shows an example of a block erase flowchart.

Each block can be protected against erasing by a lock bit. (Refer to "Data Protect Function".)

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is set to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array or Read Lock Bit Status command is written next.




Figure 1.22.9 Block Erase Command

Erase All Unlocked Block

Write "xxA7₁₆" in the first bus cycle and write "xxD0₁₆" in the second bus cycle, and all blocks except block A will be erased successively, one block at a time.

Check the FMR0 register's FMR00 bit to see if auto erasing has finished. The result of the auto erase operation can be known by inspecting the FMR0 register's FMR07 bit.

Each block can be protected against erasing by a lock bit. (Refer to "Data Protect Function".)

In EW1 mode, do not execute this command when the lock bit for any block = 1 (unlocked) in which the rewrite control program is stored, or when the FMR0 register's FMR02 bit = 1 (lock bit disabled).

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is set to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array or Read Lock Bit Status command is written next.

Note that only blocks 0 to 8 can be erased by the Erase All Unlocked Block command. Block A cannot be erased. Use the Block Erase command to erase block A.

Lock Bit Program Command (7716/D016)

This command sets the lock bit for a specified block to "0" (locked).

Write "xx77₁₆" in the first bus cycle and write "xxD0₁₆" to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit for the specified block is set to "0". Make sure the address value specified in the first bus cycle is the same uppermost block address that is specified in the second bus cycle.

Figure 1.22.10 shows an example of a lock bit program flowchart.

The lock bit status (lock bit data) can be read using the Read Lock Bit Status command.

Check the FMR0 register's FMR00 bit to see if writing has finished.

For details about the lock bit function, and on how to set the lock bit to "1", refer to "Data Protect Function".




Figure 1.22.10 Lock Bit Program Command

Read Lock Bit Status Command (7116)

This command reads the lock bit status of a specified block.

Write "xx71₁₆" in the first bus cycle and write "xxD0₁₆" to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit status of the specified block is stored in the FMR1 register's FMR16 bit. Read the FMR16 bit after the FMR0 register's FMR00 bit is set to "1" (ready).

Figure 1.22.11 shows an example of a read lock bit status flowchart.




Figure 1.22.11 Read Lock Bit Status Command

Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is effective when the FMR02 bit = 0 (lock bit enabled). The lock bit allows each block to be individually protected (locked) against programming and erasure. This helps to prevent data from inadvertently written to or erased from the flash memory. The following shows the relationship between the lock bit and the block status.

- When the lock bit = 0, the block is locked (protected against programming and erasure).
- When the lock bit = 1, the block is not locked (can be programmed or erased).

The lock bit is set to "0" (locked) by executing the Lock Bit Program command, and is set to "1" (unlocked) by erasing the block. The lock bit cannot be set to "1" by a command. The lock bit status can be read using the Read Lock Bit Status command

The lock bit function is disabled by setting the FMR02 bit to "1", with all blocks placed in an unlocked state. (The lock bit data itself does not change state.) Setting the FMR02 bit to "0" enables the lock bit function (lock bit data retained).

If the Block Erase or Erase All Unlocked Block command is executed while the FMR02 bit = 1, the target block or all blocks are erased irrespective of how the lock bit is set. The lock bit for each block is set to "1" after completion of erasure.

For details about the commands, refer to "Software Commands."

Status Register

The status register indicates the operating status of the flash memory and whether an erase or programming operation terminated normally or in error. The status of the status register can be known by reading the FMR0 register's FMR00, FMR06, and FMR07 bits.

Table 1.22.5 shows the status register.

In EW0 mode, the status register can be read in the following cases:

- (1) When a given even address in the user ROM area is read after writing the Read Status Register command
- (2) When a given even address in the user ROM area is read after executing the Program, Block Erase, Erase All Unlocked Block, or Lock Bit Program command but before executing the Read Array command.

Sequencer Status (SR7 and FMR00 Bits)

The sequence status indicates the operating status of the flash memory. SR7 = 0 (busy) during auto programming, auto erase, and lock bit write, and is set to "1" (ready) at the same time the operation finishes.

Erase Status (SR5 and FMR07 Bits)

Refer to "Full Status Check".

Program Status (SR4 and FMR06 Bits)

Refer to "Full Status Check".

Table 1.22.5 Status Register

Status register	FMR0 register	Statua nomo	Contents		Value after reset	
bit	bit	Status name	"0"	"1"	value aller reset	
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1	
SR6 (D ₆)	-	Reserved	-	-	-	
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0	
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0	
SR3 (D ₃)	-	Reserved	-	-	-	
SR2 (D2)	-	Reserved	-	-	-	
SR1 (D1)	-	Reserved	-	-	-	
SR0 (D ₀)	-	Reserved	-	-	-	

Note: The FMR07 bit (SR5) and FMR06 bit (SR4) are set to "0" by executing the Clear Status Register command. When the FMR07 bit (SR5) or FMR06 bit (SR4) = 1, the Program, Block Erase, Erase All Unlocked Block, and Lock Bit Program commands are not accepted.

D7 to D0: Indicates the data bus which is read out when the Read Status Register command is executed.

Full Status Check

When an error occurs, the FMR0 register's FMR06 or FMR07 bits are set to "1", indicating occurrence of each specific error. Therefore, execution results can be verified by checking these status bits (full status check). Table 1.22.6 lists errors and FMR0 register status. Figure 1.22.12 shows a full status check flowchart and the action to be taken when each error occurs.

(status i) register register) atus	Error	Error occurrence condition
FMR07 (SR5)	FMR06 (SR4)		
1	1	Command	•When any command is not written correctly
		sequence error	•When invalid data was written other than those that can be written
			in the second bus cycle of the Lock Bit Program, Block Erase, or
			Erase All Unlocked Block command (i.e., other than "xxD016" or
			"xxFF16") (Note 1)
1	0	Erase error	•When the Block Erase command was executed on locked blocks
			(Note 2)
			•When the Block Erase or Erase All Unlocked Block command
			was executed on unlocked blocks but the blocks were not
			automatically erased correctly
0	1	Program error	•When the Block Erase command was executed on locked blocks
			(Note 2)
			•When the Program command was executed on unlocked blocks
			but the blocks were not automatically programmed correctly.
			•When the Lock Bit Program command was executed but not
			programmed correctly

Table 1.22.6	Errors	and	FMR0	Register Status
--------------	--------	-----	------	------------------------

Note 1: Writing "xxFF₁₆" in the second bus cycle of these commands places the microcomputer in read array mode, and the command code written in the first bus cycle is nullified.

Note 2: When the FMR02 bit of FMR0 register = 1 (lock bit disabled), no error will occur under this condition.

M16C/6N4 Group




Figure 1.22.12 Full Status Check and Handling Procedure for Each Error

Standard Serial I/O Mode

In standard serial I/O mode, the user ROM area can be rewritten while the microcomputer is mounted onboard by using a serial programmer suitable for the M16C/6N4 group. For more information about serial programmers, contact the manufacturer of your serial programmer. For details on how to use, refer to the user's manual included with your serial programmer.

Table 1.22.7 lists pin functions for standard serial I/O mode. Figures 1.22.13 shows pin connections for standard serial I/O mode.

ID Code Check Function

This function determines whether the ID codes sent from the serial programmer and those written in the flash memory match. (Refer to "Functions to Prevent Flash Memory from Rewriting".)

Pin	Name	I/O	Description	
Vcc, Vss	Power input		Apply the voltage guaranteed for Program and Erase to V_{CC} pin and 0 V to Vss pin.	
CNVss	CNVss	1	Connect to Vcc pin.	
RESET	Reset input	I	Reset input pin. While RESET pin is "L" level, input 20 cycles or longer clock to X _{IN} pin.	
XIN	Clock input	1	Connect a ceramic resonator or crystal oscillator between XIN and XOUT	
Хоит	Clock output	0	pins. To input an externally generated clock, input it to X_{IN} pin and open X_{OUT} pin.	
BYTE	BYTE	1	Connect this pin to Vcc or Vss.	
AVcc, AVss	Analog power supply input		Connect AVss to Vss and AVcc to Vcc, respectively.	
Vref	Reference voltage input	I	Enter the reference voltage for A-D and D-A converters from this pin.	
P00 to P07	Input port P0	1	Input "H" or "L" level signal or open.	
P10 to P17	Input port P1	1	Input "H" or "L" level signal or open.	
P20 to P27	Input port P2	1	Input "H" or "L" level signal or open.	
P30 to P37	Input port P3	1	Input "H" or "L" level signal or open.	
P40 to P47	Input port P4	1	Input "H" or "L" level signal or open.	
P5₀	CE input	1	Input "H" level signal.	
P5₁ to P5₄,	Input port P5	1	Input "H" or "L" level signal or open.	
P56, P57				
P5₅	EPM input	1	Input "L" level signal.	
P6₀ to P6₃	Input port P6	1	Input "H" or "L" level signal or open.	
P64/RTS1	BUSY output	0	Standard serial I/O mode 1: BUSY signal output pin	
			Standard serial I/O mode 2: Monitors the boot program operation	
			check signal output pin.	
P65/CLK1	SCLK input	1	Standard serial I/O mode 1: Serial clock input pin.	
			Standard serial I/O mode 2: Input "L".	
P66/RxD1	RxD input	I	Serial data input pin	
P67/TxD1	TxD output	0	Serial data output pin (Note)	
P70 to P77	Input port P7	I	Input "H" or "L" level signal or open.	
P80 to P84,	Input port P8	I	Input "H" or "L" level signal or open.	
P86, P87				
P8₅/ <mark>NM</mark> I	NMI input	1	Connect this pin to Vcc.	
P90 to P94, P97	Input port P9	I	Input "H" or "L" level signal or open.	
P95/CRx0	CRx input	I	Input "H" or "L" level signal or connect to a CAN transceiver.	
P96/CTx0	CTx output	0	Input "H" level signal, open or connect to a CAN transceiver.	
P100 to P107	Input port P10	1	Input "H" or "L" level signal or open.	

Note: When using standard serial input/output mode 1, the TxD pin must be held high while the RESET pin is pulled low. Therefore, connect this pin to Vcc via a resistor. Because this pin is directed for data output after reset, adjust the pull-up resistance value in the system so that data transfers will not be affected.

M16C/6N4 Group




Figure 1.22.13 Pin Connections for Serial I/O Mode

Example of Circuit Application in Standard Serial I/O Mode

Figures 1.22.14 and 1.22.15 show example of circuit application in standard serial I/O mode 1 and mode 2, respectively. Refer to the user's manual for serial writer to handle pins controlled by a serial writer. Note that when using the standard serial I/O mode 2, make sure a main clock input oscillation frequency is set to 5 MHz, 10 MHz or 16 MHz.




Figure 1.22.14 Circuit Application in Standard Serial I/O Mode 1




Figure 1.22.15 Circuit Application in Standard Serial I/O Mode 2

Parallel I/O Mode

In parallel I/O mode, the user ROM and boot ROM areas can be rewritten by using a parallel programmer suitable for the M16C/6N4 group. For more information about parallel programmers, contact the manufacturer of your parallel programmer. For details on how to use, refer to the user's manual included with your parallel programmer.

User ROM and Boot ROM Areas

In the boot ROM area, an erase block operation is applied to only one 4-Kbyte block. The boot ROM area contains a standard serial I/O and CAN I/O modes based rewrite control program which was written in it when shipped from the factory. Therefore, when using a serial programmer or a CAN programmer, be careful not to rewrite the boot ROM area.

When in parallel I/O mode, the boot ROM area is located at addresses 0FF000₁₆ to 0FFFFF₁₆. When rewriting the boot ROM area, make sure that only this address range is rewritten. (Do not access other than the addresses 0FF000₁₆ to 0FFFF₁₆.)

ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten. (Refer to "Functions to Prevent Flash Memory from Rewriting".)

CAN I/O Mode

In CAN I/O mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a CAN programmer suitable for the M16C/6N4 group. For more information about CAN programmers, contact the manufacturer of your CAN programmer. For details on how to use, refer to the user's manual included with your CAN programmer.

Table 1.22.8 lists pin functions for CAN I/O mode. Figures 1.22.16 shows pin connections for CAN I/O mode.

ID code check function

This function determines whether the ID codes sent from the CAN programmer and those written in the flash memory match. (Refer to "Functions to Prevent Flash Memory from Rewriting".)

Pin	Name	I/O	Description	
Vcc, Vss	Power input		Apply the voltage guaranteed for Program and Erase to V $_{ m cc}$ pin and 0 V	
			to Vss pin.	
CNVss	CNVss	1	Connect to Vcc pin.	
RESET	Reset input	I	Reset input pin. While RESET pin is "L" level, input 20 cycles or longer	
			clock to X _{IN} pin.	
XIN	Clock input	I	Connect a ceramic resonator or crystal oscillator between XIN and XOUT	
Хоит	Clock output	0	pins. To input an externally generated clock, input it to X _{IN} pin and open	
			Xout pin.	
BYTE	BYTE	1	Connect this pin to Vcc or Vss.	
AVcc, AVss	Analog power		Connect AVss to Vss and AVcc to Vcc, respectively.	
	supply input			
Vref	Reference	1	Enter the reference voltage for A-D and D-A converters from this pin.	
	voltage input			
P0o to P07	Input port P0	1	Input "H" or "L" level signal or open.	
P1o to P17	Input port P1	I	Input "H" or "L" level signal or open.	
P20 to P27	Input port P2	1	Input "H" or "L" level signal or open.	
P30 to P37	Input port P3	I	Input "H" or "L" level signal or open.	
P40 to P47	Input port P4	1	Input "H" or "L" level signal or open.	
P5₀	CE input	I	Input "H" level signal.	
P5₁ to P5₄,	Input port P5	1	Input "H" or "L" level signal or open.	
P56, P57				
P5₅	EPM input	I	Input "L" level signal.	
P60 to P64, P66	Input port P6	I	Input "H" or "L" level signal or open.	
P65/CLK1	SCLK input	I	Input "L" level signal.	
P67/TxD1	TxD output	0	Input "H" level signal.	
P70 to P77	Input port P7	I	Input "H" or "L" level signal or open.	
P8₀ to P8₄,	Input port P8	1	Input "H" or "L" level signal or open.	
P86, P87				
P85/NMI	NMI input	Ι	Connect this pin to Vcc.	
P90 to P94, P97	Input port P9	I	Input "H" or "L" level signal or open.	
P95/CRx0	CRx input	I	Connect to a CAN transceiver.	
P96/CTx0	CTx output	0	Connect to a CAN transceiver.	
P100 to P107	Input port P10	I	Input "H" or "L" level signal or open.	

Table 1.22.8 Pin Functions for CAN I/O Mode

M16C/6N4 Group




Figure 1.22.16 Pin Connections for CAN I/O Mode

Example of Circuit Application in CAN I/O Mode

Figure 1.22.17 shows example of circuit application in CAN I/O mode. Refer to the user's manual for CAN writer to handle pins controlled by a CAN writer.




Figure 1.22.17 Circuit Application in CAN I/O Mode

Electrical Characteristics

Table 1.22.9 lists the flash memory electrical characteristics. Table 1.22.10 lists the flash memory version program/erase voltage and read operation voltage characteristics.

Table 1.22.9	Flash Memory	y Electrical	Characteristics	(Note 1)
				(

Symbol	Parameter		Unit		
Symbol	Falanielei	Min.	Тур.	Max.	Unit
-	Word program time		30	200	μs
-	Block erase time		1	4	S
-	Erase all unlocked blocks time		1 × n (Note 2)	4 × n	S
-	Lock bit program time		30	200	μs
tps	Flash memory circuit stabilization wait time			15	μs


Note 1: Referenced to V_{CC} = 4.5 to 5.5 V, T_{opr} = 0 to 60 °C unless otherwise specified.

Note 2: n denotes the number of blocks to erase.

Table 1.22.10 Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics (at T_{opr} = 0 to 60 °C)

Flash program, erase voltage	Flash read operation voltage
$Vcc = 5.0 \pm 0.5 V$	Vcc = 4.2 to 5.5 V





Register Index

A

AD0 190
AD1 190
AD2 190
AD3 190
AD4 190
AD5 190
AD6 190
AD7 190
ADCON0 189,192,194,196,198,200
ADCON1 189,192,194,196,198,200
ADCON2 190
ADIC 77
AIER 89
AIER2

С

C01ERRIC 77
C01WKIC 77
C0AFS
C0CONR 217
C0CTLR 213
C0GMR211
C0ICR 216
C0IDR 216
C0LMAR 211
C0LMBR 211
C0MCTL0 212
C0MCTL1 212
C0MCTL2
C0MCTL3 212
C0MCTL4 212
C0MCTL5 212
C0MCTL6 212
C0MCTL7 212
C0MCTL8 212
C0MCTL9 212
C0MCTL10 212
C0MCTL11 212
C0MCTL12 212
C0MCTL13 212
C0MCTL14 212
C0MCTL15 212
CORECIC
CORECR 218
C0SSTR 215
C0STR 214

C0TECR
C0TRMIC
C0TSR
C1AFS 219
C1CONR 217
C1CTLR 213
C1GMR
C1ICR 216
C1IDR 216
C1LMAR
C1LMBR211
C1MCTL0
C1MCTL1 212
C1MCTL2
C1MCTL3 212
C1MCTL4 212
C1MCTL5 212
C1MCTL6 212
C1MCTL7 212
C1MCTL8 212
C1MCTL9
C1MCTL10 212
C1MCTL11 212
C1MCTL12
C1MCTL13
C1MCTL14
C1MCTL15
C1RECIC
C1RECR 218
C1SSTR 215
C1STR 214
C1TECR 218
C1TRMIC
C1TSR 219
CAN0/1 SLOT 0 to 15
: Time Stamp 209,210
: Data Field 209,210
: Message Box 209,210
CCLKR
CM0
CM1
CM2 51
CPSRF 107,121
CRCD 205
CRCIN 205
CSE 43
CSR

Register	Index

D	
DA0	204
DA1	204
DACON	204
DAR0	96
DAR1	96
DM0CON	95
DM0IC	77
DM0SL	
DM1CON	95
CM1IC	77
DM1SL	95
DTT	131

F

FMR0	 269
FMR1	 269

I

ICTB2 133
IDB0 131
IDB1 131
IFSR0 86
IFSR1 86
INT0IC 78
INT1IC 78
INT2IC 78
INT3IC 78
INT4IC 78
INT5IC 78
INVC0 129
INVC1 130

Κ

KUPIC 77

0

ONSF 107

Ρ

P0	. 239
P1	. 239
P2	. 239
P3	. 239
P4	. 239
P5	. 239
P6	. 239
P7	. 239

. •	200
Р9	239
P10	239
PCLKR	52
PCR	241
PD0	238
PD1	238
PD2	238
PD3	238
PD4	238
PD5	238
PD6	238
PD7	238
PD8	238
PD9	238
PD10	238
PLC0	54
PM0	31
PM1	32
PM2	53
PRCR	71
PUR0	240
PUR1	240
PUR2	240

P8..... 239

R

RMAD0
RMAD1
RMAD2
RMAD3 89
ROMCP 265

S

SORIC	77
SOTIC	77
S1RIC	77
S1TIC	77
S2RIC	77
S2TIC	77
S3BRG	183
S3C	183
S3IC	
S3TRR	183
SAR0	96
SAR1	96

Т

	105
	105,108,110,115,117
	105,132
TA11	132
TA1IC	
TA1MR	105,108,110,115,117,135
TA2	105,132
TA21	
TA2IC	
TA2MR	105,108,110,112,115,117,135
ТАЗ	
TA3IC	
TA3MR	105,108,110,112,115,117
TA4	
TA41	
TA4IC	
TA4MR	105,108,110,112,115,117,135
-	
	120,122,123,125
10000	107,134

U

U0BCNIC
U0BRG 141
U0C0 142
U0C1 143
U0MR 142
U0RB 141
U0SMR 144
U0SMR2 145
U0SMR3 145
U0SMR4 146
U0TB 141
U1BCNIC 77
U1BRG 141
U1C0 142
U1C1 143
U1MR 142
U1RB 141
U1SMR 144
U1SMR2 145
U1SMR3 145
U1SMR4 146
U1TB 141
U2BCNIC
U2BRG 141
U2C0 142
U2C1 143
U2MR 142
U2RB 141
U2SMR 144
U2SMR2 145
U2SMR3 145
U2SMR4
U2TB 141
UCON
UDF 106

W

WDC	91
WDTS	91

REVISION HISTORY

M16C/6N4 Group Hardware Manual

Blank page

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER HARDWARE MANUAL M16C/6N4 Group Rev.1.00

Editioned by Committee of editing of RENESAS Semiconductor Hardware Manual

Copyright © 2003. Renesas Technology Corporation, All rights reserved.

This book, or parts thereof, may not be reproduced in any form without permission of Renesas Technology Corporation.

M16C/6N4 Group Hardware Manual



RenesasTechnologyCorp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan



16

Jsage Notes Reference Bool

M16C/6N4 Group Usage Notes Reference Book

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

For the most current Usage Notes Reference Book, please visit our website.

Before using this material, please visit our website to confirm that this is the most current document available.

Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/
- or the country of destination is prohibited.
 Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

Preface

The "Usage Notes Reference Book" is a compilation of usage notes from the Hardware Manual as well as technical news related to this product.

Blank page

Table of Contents

1. Usage Precaution

1.1 Precautions for External Bus	1
1.2 Precautions for PLL Frequency Synthesizer	2
1.3 Precautions for Power Control	3
1.4 Precautions for Protection	4
1.5 Precautions for Interrupts	5
1.5.1 Reading Address 0000016	5
1.5.2 SP Setting	5
1.5.3 NMI Interrupt	5
1.5.4 Changing the Interrupt Generate Factor	6
1.5.5 INT Interrupt	6
1.5.6 Rewrite the Interrupt Control Register	7
1.5.7 Watchdog Timer Interrupt	
1.6 Precautions for DMAC	
1.6.1 Write to DMAE Bit in DMiCON Register (i = 0, 1)	
1.7 Precautions for Timers	9
1.7.1 Timer A	9
1.7.2 Timer B	
1.8 Precautions for Serial I/O (Clock Synchronous Serial I/O Mode)	14
1.8.1 Transmission/reception	
1.8.2 Transmission	14
1.8.3 Reception	
1.9 Precaution for Serial I/O (Special Modes)	
1.9.1 Special Mode 2	
1.9.2 Special Mode 4 (SIM Mode)	
1.10 Precautions for A-D Converter	
1.11 Precautions for CAN Module	
1.11.1 Reading CiSTR Register (i = 0, 1)	
1.11.2 CAN Transceiver in Boot Mode	
1.12 Precautions for Programmable I/O Ports	
1.13 Precautions for Electrical Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputers .	
1.14 Precautions for Flash Memory Version	23
1.14.1 Precautions for Functions to Prevent Flash Memory from Rewriting	
1.14.2 Precautions for Stop Mode	
1.14.3 Precautions for Wait Mode	
1.14.4 Precautions for Low Power Dissipation Mode and Ring Oscillator Low Power Dissipation Mode.	
1.14.5 Writing command and data	
1.14.6 Precautions for Program Command	
1.14.7 Precautions for Lock Bit Program Command	
1.14.8 Operation speed	
1.14.9 Instructions to prevent from using	
1.14.10 Interrupts	
1.14.11 How to access	
1.14.12 Writing in user ROM area	
1.14.13 DMA transfer	24

Blank page

1. Usage Precaution

1.1 Precautions for External Bus

- 1. The external ROM version can operate only in the microprocessor mode, connect the CNVss pin to Vcc.
- 2. When resetting CNVss pin with "H" input, contents of internal ROM cannot be read out.

1.2 Precautions for PLL Frequency Synthesizer

Make the supply voltage stable to use the PLL frequency synthesizer.

For ripple with the supply voltage 5 V, keep below 10 kHz as frequency, below 0.5 V (peak to peak) as voltage fluctuation band and below 1 V/mS as voltage fluctuation rate.

1.3 Precautions for Power Control

- 1. When exiting stop mode by hardware reset, set RESET pin to "L" until a main clock oscillation is stabilized.
- 2. Insert more than four NOP instructions after an WAIT instruction or a instruction to set the CM10 bit of the CM1 register to "1" (all clock stopped). When shifting to wait mode or stop mode, an instruction queue reads ahead to the next instruction to halt a program by an WAIT instruction and an instruction to set the CM10 bit to "1". The next instruction may be executed before entering wait mode or stop mode, depending on a combination of instruction and an execution timing.
- 3. Wait until the td(M-L) elapses or main clock oscillation stabilization time, whichever is longer, before switching the clock source for CPU clock to the main clock. Similarly, wait until the sub clock oscillates stably before switching the clock source for CPU clock to the sub clock.
- 4. Suggestions to reduce power consumption

(a) Ports

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active I/O ports. A pass current flows in input ports that high-impedance state. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

(b) A-D converter

When A-D conversion is not performed, set the VCUT bit of the ADCON1 register to "0" (V_{REF} not connection). When A-D conversion is performed, start the A-D conversion at least 1 μ s or longer after setting the VCUT bit to "1" (V_{REF} connection).

(c) D-A converter

When not performing D-A conversion, set the DAiE bit (i = 0, 1) of the DACON register to "0" (input inhibited) and DAi register to " 00_{16} ".

(d) Stopping peripheral functions

Use the CM02 bit of the CM0 register to stop the unnecessary peripheral functions during wait mode. However, because the peripheral function clock (fc32) generated from the sub clock does not stop, this measure is not conducive to reducing the power consumption of the chip. If low speed mode or low power dissipation mode is to be changed to wait mode, set the CM02 bit to "0" (do not peripheral function clock stopped when in wait mode), before changing wait mode.

(e) Switching the oscillation-driving capacity

Set the driving capacity to "LOW" when oscillation is stable.

(f) External clock

When using an external clock input for the CPU clock, set the CM05 bit of the CM0 register to "1" (stop). Setting the CM05 bit to "1" disables the X_{OUT} pin from functioning, which helps to reduce the amount of current drawn in the chip. (When using an external clock input, note that the clock remains fed into the chip regardless of how the CM05 bit is set.)

1.4 Precautions for Protection

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be set to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or no DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction.

1.5 Precautions for Interrupts

1.5.1 Reading Address 0000016

Do not read the address 00000₁₆ in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 00000₁₆ during the interrupt sequence. At this time, the IR bit for the accepted interrupt is set to "0". If the address 00000₁₆ is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to "0". This causes a problem that the interrupt is canceled, or an unexpected interrupt is generated.

1.5.2 SP Setting

Set any value in the SP (USP, ISP) before accepting an interrupt. The SP (USP, ISP) is set to "000016" after reset. Therefore, if an interrupt is accepted before setting any value in the SP (USP, ISP), the program may go out of control.

Especially when using $\overline{\text{NMI}}$ interrupt, set a value in the ISP at the beginning of the program. For the first and only the first instruction after reset, all interrupts including $\overline{\text{NMI}}$ interrupt are disabled.

1.5.3 NMI Interrupt

- 1. The NMI interrupt cannot be disabled. If this interrupt is unused, connect the NMI pin to Vcc via a resistor (pull-up).
- 2. The input level of the NMI pin can be read by accessing the P8_5 bit of the P8 register. Note that the P8_5 bit can only be read when determining the pin level in NMI interrupt routine.
- 3. Stop mode cannot be entered into while input on the $\overline{\text{NMI}}$ pin is low. This is because while input on the $\overline{\text{NMI}}$ pin is low the CM10 bit of the CM1 register is fixed to "0".
- 4. Do not go to wait mode while input on the NMI pin is low. This is because when input on the NMI pin goes low, the CPU stops but CPU clock remains active; therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by an interrupt generated thereafter.
- 5. The low and high level durations of the input signal to the NMI pin must each be 2 CPU clock cycles + 300 ns or more.

1.5.4 Changing the Interrupt Generate Factor

If the interrupt generate factor is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). If you changed the interrupt generate factor for an interrupt that needs to be used, be sure to set the IR bit for that interrupt to "0" (interrupt not requested).

"Changing the interrupt generate factor" referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the generate factor, polarity or timing of an interrupt, be sure to set the IR bit for that interrupt to "0" (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions. Figure 1.5.1 shows the procedure for changing the interrupt generate factor.




Figure 1.5.1 Procedure for Changing Interrupt Generate Factor

1.5.5 INT Interrupt

- 1. Either an "L" level of at least $t_{W(INH)}$ or an "H" level of at least $t_{W(INL)}$ width is necessary for the signal input to pins $\overline{INT_0}$ through $\overline{INT_5}$ regardless of the CPU operation clock.
- 2. If the POL bit in the INTOIC to INT5IC registers or the IFSR17 to IFSR10 bits in the IFSR1 register are changed, the IR bit may inadvertently set to 1 (interrupt requested). Be sure to clear the IR bit to "0" (interrupt not requested) after changing any of those register bits.

1.5.6 Rewrite the Interrupt Control Register

 The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
 To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.

Changing any bit other than the IR bit

If while executing an instruction, a request for an interrupt controlled by the register being modified occurs, the IR bit in the register may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.

Usable instructions: AND, OR, BCLR, BSET

Changing the IR bit

Depending on the instruction used, the IR bit may not always be set to "0" (interrupt not requested). Therefore, be sure to use the MOV instruction to set the IR bit to "0".

(3) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (2) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewrited, owing to the effects of the internal bus and the instruction queue buffer.

Example 1: Using the NOP instruction to keep the program waiting until the interrupt control register is modified INT_SWITCH1:

FCLR I		; Disable interrupts.
AND.B	#00H, 0055H	; Set the TA0IC register to "0016".
NOP		
NOP		
FSET I		; Enable interrupts.

The number of NOP instruction is as follows.

- PM20 of the PM2 register = 1 (1 wait) : 2
- PM20 = 0 (2 waits) : 3
- When using HOLD function : 4.

Example 2: Using the dummy read to keep the FSET instruction waiting INT_SWITCH2:

FCLR I	; Disable interrupts.
AND.B #00h,0055h	; Set the TA0IC register to "0016".
MOV.W MEM,R0	; <u>Dummy read.</u>
FSET I	; Enable interrupts.

Example 3: Using the POPC instruction to changing the I flag INT_SWITCH3: PUSHC FLG FCLR I ;Disable interrupts. AND.B #00h,0055h ;Set the TA0IC register to "0016". POPC FLG ;Enable interrupts.

1.5.7 Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.

1.6 Precautions for DMAC

1.6.1 Write to DMAE Bit in DMiCON Register (i = 0, 1)

When both of the conditions below are met, follow the steps below.

Conditions

- The DMAE bit is set to "1" again while it remains set (DMAi is in an active state).
- A DMA request may occur simultaneously when the DMAE bit is being written.

Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously (Note 1). Step 2: Make sure that the DMAi is in an initial state (Note 2) in a program. If the DMAi is not in an initial state, the above steps should be repeated.

Note 1: The DMAS bit remains unchanged even if "1" is written. However, if "0" is written to this bit, it is set to "0" (DMA not requested). In order to prevent the DMAS bit from being modified to "0, "1" should be written to the DMAS bit when "1" is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.

Similarly, when writing to the DMAE bit with a read-modify-write instruction, "1" should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.

Note 2: Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is "1".) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.

1.7 Precautions for Timers

1.7.1 Timer A

1.7.1.1 Timer A (Timer Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register and the TAi register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register is modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the counter is read at the same time it is reloaded, the value "FFFF₁₆" is read. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.
- 3. If a low-level signal is applied to the NMI pin when the IVPCR1 bit = 1 (three-phase output forcible cutoff by input on NMI pin enabled) of the TB2SC register, the TA1out, TA2out and TA4out pins go to a high-impedance state.

1.7.1.2 Timer A (Event Counter Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the UDF register, the ONSF register TAZIE, TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register, the UDF register, the ONSF register TAZIE, TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

- 2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, "FFFF₁₆" can be read in underflow, while reloading, and "0000₁₆" in overflow. When setting TAi register to a value during a counter stop, the setting value can be read before a counter starts counting. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.
- 3. If a low-level signal is applied to the NMI pin when the IVPCR1 bit = 1 (three-phase output forcible cutoff by input on NMI pin enabled) of the TB2SC register, the TA1out, TA2out and TA4out pins go to a high-impedance state.

1.7.1.3 Timer A (One-shot Timer Mode)

- The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).
 Always make sure the TAiMR register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. When setting the TAiS bit of the TABSR register to "0" (count stop), the followings occur:
 - A counter stops counting and a content of reload register is reloaded.
 - TAiout pin outputs "L".
 - After one cycle of the CPU clock, the IR bit of the TAilC register is set to "1" (interrupt request).
- 3. Output in one-shot timer mode synchronizes with a count source internally generated. When an external trigger has been selected, one-cycle delay of a count source as maximum occurs between a trigger input to TAi_N pin and output in one-shot timer mode.
- 4. The IR bit is set to "1" when timer operation mode is set with any of the following procedures:
 - Select one-shot timer mode after reset.
 - Change an operation mode from timer mode to one-shot timer mode.
 - Change an operation mode from event counter mode to one-shot timer mode.

To use the timer Ai interrupt (the IR bit), set the IR bit to "0" after the changes listed above have been made.

- 5. When a trigger occurs, while counting, a counter reloads the reload register to continue counting after generating a re-trigger and counting down once. To generate a trigger while counting, generate a second trigger between occurring the previous trigger and operating longer than one cycle of a timer count source.
- 6. If a low-level signal is applied to the NMI pin when the IVPCR1 bit = 1 (three-phase output forcible cutoff by input on NMI pin enabled) of the TB2SC register, the TA1out, TA2out and TA4out pins go to a high-impedance state.

1.7.1.4 Timer A (Pulse Width Modulation Mode)

- The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts). Always make sure the TAiMR register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. The IR bit is set to "1" when setting a timer operation mode with any of the following procedures:
 - Select the PWM mode after reset.
 - Change an operation mode from timer mode to PWM mode.
 - Change an operation mode from event counter mode to PWM mode.

To use the timer Ai interrupt (the IR bit), set the IR bit to "0" by program after the above listed changes have been made.

- 3. When setting TAiS bit to "0" (count stop) during PWM pulse output, the following action occurs:
 - Stop counting.
 - When TAiour pin is output "H", output level is set to "L" and the IR bit is set to "1".
 - When TAiout pin is output "L", both output level and the IR bit remain unchanged.
- 4. If a low-level signal is applied to the NMI pin when the IVPCR1 bit = 1 (three-phase output forcible cutoff by input on NMI pin enabled) of the TB2SC register, the TA1out, TA2out and TA4out pins go to a high-impedance state.

1.7.2 Timer B

1.7.2.1 Timer B (Timer Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.

The TB0S to TB2S bits are the bits 5 to 7 of the TABSR register, the TB3S to TB5S bits are the bits 5 to 7 of the TBSR register.

2. A value of a counter, while counting, can be read in the TBi register at any time. "FFFF₁₆" is read while reloading. Setting value is read between setting values in TBi register at count stop and starting a counter.

1.7.2.2 Timer B (Event Counter Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.

The TB0S to TB2S bits are the bits 5 to 7 of the TABSR register, the TB3S to TB5S bits are the bits 5 to 7 of the TBSR register.

2. A value of a counter, while counting, can be read in the TBi register at any time. "FFFF₁₆" is read while reloading. Setting value is read between setting values in TBi register at count stop and starting a counter.

1.7.2.3 Timer B (Pulse Period/pulse Width Measurement Mode)

- The timer remains idle after reset. Set the mode, count source, etc. using the TBiMR (i = 0 to 5) register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts). Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not. To clear the MR3 bit to "0" by writing to the TBiMR register while the TBiS bit = "1" (count starts), be sure to write the same value as previously written to the TMOD0, TMOD1, MR0, MR1, TCK0 and TCK1 bits and a 0 to the MR2 bit.
- 2. The IR bit of TBilC register (i = 0 to 5) goes to "1" (interrupt request), when an effective edge of a measurement pulse is input or timer Bi is overflowed. The factor of interrupt request can be determined by use of the MR3 bit of TBiMR register within the interrupt routine.
- 3. If the source of interrupt cannot be identified by the MR3 bit such as when the measurement pulse input and a timer overflow occur at the same time, use another timer to count the number of times timer B has overflowed.
- 4. To set the MR3 bit to "0" (no overflow), set TBiMR register with setting the TBiS bit to "1" and counting the next count source after setting the MR3 bit to "1" (overflow).
- 5. Use the IR bit of the TBiIC register to detect only overflows. Use the MR3 bit only to determine the interrupt factor within the interrupt routine.
- 6. When a count is started and the first effective edge is input, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.
- 7. A value of the counter is indeterminate at the beginning of a count. The MR3 bit may be set to "1" and timer Bi interrupt request may be generated between a count start and an effective edge input.
- 8. For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is an "H" level width or an "L" level width.

1.8 Precautions for Serial I/O (Clock Synchronous Serial I/O Mode)

1.8.1 Transmission/reception

- 1. With an external clock selected, and choosing the RTS function, the output level of the RTS_i pin goes to "L" when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the RTS_i pin goes to "H" when reception starts. So if the RTS_i pin is connected to the CTS_i pin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the RTS function has no effect.
- 2. If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled) of the TB2SC register, the $\overline{\text{RTS}}_2$ and CLK₂ pins go to a high-impedance state.

1.8.2 Transmission

When an external clock is selected, the conditions must be met while if the CKPOL bit of the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit of the UiC0 register = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

- The TE bit of the UiC1 register = 1 (transmission enabled)
- The TI bit of the UiC1 register = 0 (data present in UiTB register)
- If $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS}}_i$ pin = L

1.8.3 Reception

- In operating the clock synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TxDi (i = 0 to 2) pin when receiving data.
- 2. When an internal clock is selected, set the TE bit of the UiC1 register to "1" (transmission enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated. When an external clock is selected, set the TE bit to "1" and write dummy data to the UiTB register, and the shift clock will be generated when the external clock is fed to the CLK_i input pin.
- 3. When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the RI bit of the UiC1 register = 1 (data present in the UiRB register), an overrun error occurs and the OER bit of the UiRB register is set to "1" (overrun error occurred). In this case, because the content of the UiRB register is indeterminate, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the IR bit of the SiRIC register does not change state.
- 4. To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.
- 5. When an external clock is selected, the conditions must be met while if the CKPOL bit = 0, the external clock is in the high state; if the CKPOL bit = 1, the external clock is in the low state.
 - The RE bit of the UiC1 register = 1 (reception enabled)
 - The TE bit of the UiC1 register = 1 (transmission enabled)
 - The TI bit of the UiC1 register = 0 (data present in the UiTB register)

1.9 Precaution for Serial I/O (Special Modes)

1.9.1 Special Mode 2


If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the TB2SC register IVPCR1 bit = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled), the RTS₂ and CLK₂ pins go to a high-impedance state.

1.9.2 Special Mode 4 (SIM Mode)

A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to "1" (transmission complete) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to set the IR bit to "0" (no interrupt request) after setting these bits.

1.10 Precautions for A-D Converter

- 1. Set the ADCON0 (except bit 6), ADCON1 and ADCON2 registers when A-D conversion is stopped (before a trigger occurs).
- 2. When the VCUT bit of the ADCON1 register is changed from "0" (V_{REF} not connected) to "1" (V_{REF} connected), start A-D conversion after passing 1 μs or longer.
- 3. To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the AV_{CC}, V_{REF}, and analog input pins (AN_i (i = 0 to 7), AN_{0i}, and AN_{2i}) each and the AV_{ss} pin. Similarly, insert a capacitor between the V_{CC} pin and the V_{ss} pin. Figure 1.10.1 is an example connection of each pin.
- 4. Make sure the port direction bits for those pins that are used as analog inputs are set to "0" (input mode). Also, if the TGR bit of the ADCON0 register = 1 (external trigger), make sure the port direction bit for the ADTRG pin is set to "0" (input mode).
- 5. When using key input interrupts, do not use any of the four AN₄ to AN₇ pins as analog inputs. (A key input interrupt request is generated when the A-D input voltage goes low.)
- 6. The ϕ_{AD} frequency must be 10 MHz or less. Without sample-and-hold function, limit the ϕ_{AD} frequency to 250 kHz or more. With the sample and hold function, limit the ϕ_{AD} frequency to 1 MHz or more.
- 7. When changing an A-D operation mode, select analog input pin again in the CH2 to CH0 bits of the ADCON0 register and the SCAN1 to SCAN0 bits of the ADCON1 register.





- 8. If the CPU reads the ADi register at the same time the conversion result is stored in the ADi register after completion of A-D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a sub clock is selected for CPU clock.
 - When operating in one-shot or single-sweep mode Check to see that A-D conversion is completed before reading the target ADi register. (Check the IR bit of the ADIC register to see if A-D conversion is completed.)
 - When operating in repeat mode or repeat sweep mode 0 or 1 Use the main clock for CPU clock directly without dividing it.
- 9. If A-D conversion is forcibly terminated while in progress by setting the ADST bit of the ADCON0 register to "0" (A-D conversion halted), the conversion result of the A-D converter is indeterminate. The contents of ADi registers irrelevant to A-D conversion may also become indeterminate. If while A-D conversion is underway the ADST bit is set to "0" in a program, ignore the values of all ADi registers.

1.11 Precautions for CAN Module

1.11.1 Reading CiSTR Register (i = 0, 1)


The CAN module on the M16C/6N4 group updates the status of the CiSTR register in a certain period. When the CPU and the CAN module access to the CiSTR register at the same time, the CPU has the access priority; the access from the CAN module is disabled. Consequently, when the updating period of the CAN module matches the access period from the CPU, the status of the CAN module cannot be updated. (Refer to Figure 1.11.1.)

Accordingly, be careful about the following points so that the access period from the CPU should not match the updating period of the CAN module:

- (1) There should be a wait time of 3f_{CAN} or longer (refer to Table 1.11.1) before the CPU reads the CiSTR register. (Refer to Figure 1.11.2.)
- (2) When the CPU polls the CiSTR register, the polling period must be 3fcan or longer. (Refer to Figure 1.11.3.)

Table 1.11.1 CAN Module Status Updating Period

$3f_{CAN}$ period = $3 \times X_{IN}$ (Original oscillation period) \times Division value of the CAN clock (CCLK)			
(Example 1) Condition XIN 16 MHz CCLK: Divided by 1	$3f_{CAN} period = 3 \times 62.5 ns \times 1 = 187.5 ns$		
(Example 2) Condition XIN 16 MHz CCLK: Divided by 2	$3 f_{CAN} period = 3 \times 62.5 ns \times 2 = 375 ns$		
(Example 3) Condition XIN 16 MHz CCLK: Divided by 4	$3 f_{CAN} period = 3 \times 62.5 ns \times 4 = 750 ns$		
(Example 4) Condition XIN 16 MHz CCLK: Divided by 8	$3 f_{CAN} period = 3 \times 62.5 ns \times 8 = 1.5 \mu s$		
(Example 5) Condition XIN 16 MHz CCLK: Divided by 16	$3f_{CAN}$ period = 3×62.5 ns $\times 16 = 3 \ \mu s$		






Figure 1.11.1 When Updating Period of CAN Module Matches Access Period from CPU




Figure 1.11.2 With a Wait Time of 3fcan Before CPU Read





Figure 1.11.3 When Polling Period of CPU is 3fcan or Longer

1.11.2 CAN Transceiver in Boot Mode

When programming the flash memory in boot mode via CAN bus, the operation mode of CAN transceiver should be set to "high-speed mode" or "normal operation mode". If the operation mode is controlled by the microcomputer, CAN transceiver must be set the operation mode to "high-speed mode" or "normal operation mode" before programming the flash memory by changing the switch etc. Table 1.11.2 and 1.11.3 show pin connections of CAN transceiver.

Table 1.11.2 Pin Connections of CAN Transceiver (In case of PCA82C250: Philips product)



i = 0, 1

Note 1: The pin which controls the operation mode of CAN transceiver.

Note 2: Connect to enabled port to control CAN transceiver.

	Sleep mode	Normal operation mode
STB pin (Note 1)	"L"	"H"
EN pin (Note 1)	"L"	"H"
CAN communication	impossible	possible
Connection	M16C/6N4 CTxi CTxi CRxi Port (Note 2) Port (Note 2) Switch OFF	M16C/6N4 PCA82C252 TxD CANH RxD CANL Port (Note 2) Port (Note 2) Witch ON
0 1		

Table 1.11.3 Pin Connections of CAN Transceiver (In case of PCA82C252: Philips product)

i = 0, 1

Note 1: The pin which controls the operation mode of CAN transceiver.

Note 2: Connect to enabled port to control CAN transceiver.

1.12 Precautions for Programmable I/O Ports

- 1. If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the TB2SC register IVPCR1 bit = "1" (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled), the P7₂ to P7₅, P8₀ and P8₁ pins go to a high-impedance state.
- 2. Setting the SM32 bit in the S3C register to "1" causes the P92 pin to go to a high-impedance state.
- 3. The input threshold voltage of pins differs between programmable input/output ports and peripheral functions.

Therefore, if any pin is shared by a programmable input/output port and a peripheral function and the input level at this pin is outside the range of recommended operating conditions V_{IH} and V_{IL} (neither "high" nor "low"), the input level may be determined differently depending on which side—the programmable input/output port or the peripheral function—is currently selected.

1.13 Precautions for Electrical Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputers

Flash memory version and mask ROM version may have different characteristics, operating margin, noise tolerated dose, noise width dose in electrical characteristics due to internal ROM, different layout pattern, etc. When switching to the mask ROM version, conduct equivalent tests as system evaluation tests conducted in the flash memory version.

1.14 Precautions for Flash Memory Version

1.14.1 Precautions for Functions to Prevent Flash Memory from Rewriting

ID codes are stored in addresses 0FFFDF₁₆, 0FFFE3₁₆, 0FFFEB₁₆, 0FFFEF₁₆, 0FFFF3₁₆, 0FFFF7₁₆, and 0FFFFB₁₆. If wrong data are written to theses addresses, the flash memory cannot be read or written in standard serial I/O mode and CAN I/O mode.

The ROMCP register is mapped in address 0FFFF₁₆. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of microcomputer, these addresses are allocated to the vector addresses (H) of fixed vectors.

1.14.2 Precautions for Stop Mode

When shifting to stop mode, the following settings are required:

- Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).
- Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)

Example program BSET 0, CM1 ; Stop mode JMP.B L1

L1:

Program after returning from stop mode

1.14.3 Precautions for Wait Mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

1.14.4 Precautions for Low Power Dissipation Mode and Ring Oscillator Low Power Dissipation Mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- Block erase
- Erase all unlocked blocks
- Lock bit program

1.14.5 Writing command and data

Write the command code and data at even addresses.

1.14.6 Precautions for Program Command

Write "xx40₁₆" in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.

1.14.7 Precautions for Lock Bit Program Command

Write "xx77₁₆" in the first bus cycle and write "xxD0₁₆" to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit for the specified block is set to "0". Make sure the address value specified in the first bus cycle is the same uppermost block address that is specified in the second bus cycle.

1.14.8 Operation speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for BCLK using the CM06 bit of the CM0 register and the CM17 to CM16 bits of the CM1 register. Also, set the PM17 bit of the PM1 register to "1" (with wait state).

1.14.9 Instructions to prevent from using

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

1.14.10 Interrupts

EW0 Mode

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a $\overline{\text{NMI}}$ or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

• The address match interrupt cannot be used because the flash memory's internal data is referenced.

EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer interrupts.
- The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a NMI interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

1.14.11 How to access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts or no DMA transfers will occur before writing "1" after writing "0". Also only when $\overline{\text{NMI}}$ pin is "H" level.

1.14.12 Writing in user ROM area

EW0 Mode

• If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O, parallel I/O or CAN I/O mode should be used.

EW1 Mode

• Avoid rewriting any block in which the rewrite control program is stored.

1.14.13 DMA transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR00 bit of the FMR0 register = 0 (during the auto program or auto erase period).

REVISION HISTORY

M16C/6N4 Group Usage Notes

Davi	Dete	Description		
Rev.	Date	Page	Summary	
1.00	May 30, 2003	—	First edition issued	

Blank page

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER USAGE NOTES REFERENCE BOOK M16C/6N4 Group Rev.1.00

Editioned by Committee of editing of RENESAS Semiconductor Usage Notes Reference Book

This book, or parts thereof, may not be reproduced in any form without permission of Renesas Technology Corporation.

Copyright © 2003. Renesas Technology Corporation, All rights reserved.

M16C/6N4 Group Usage Notes Reference Book



Renesas Technology Corp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan