

CYPRESS  
SEMICONDUCTOR

4096 x 1 Static R/W RAM

T-4623-05 CY2147

**Features**

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
  - 35 ns
- Low active power
  - 690 mW (commercial)
  - 770 mW (military)
- Low standby power
  - 140 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 200V electrostatic discharge

**Functional Description**


The CY2147 is a high-performance CMOS static RAM organized as 4096 by 1 bit. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}$ ) and three-state drivers. The CY2147 has an automatic power-down feature, reducing the power consumption by 80% when deselected.

Writing to the device is accomplished when the chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins ( $A_0$  through  $A_{11}$ ).


Reading the device is accomplished by taking the chip enable ( $\overline{CE}$ ) LOW while write enable ( $\overline{WE}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DO) pin.

The output pin stays in high-impedance state when chip enable ( $\overline{CE}$ ) is HIGH or write enable ( $\overline{WE}$ ) is LOW.

2

**Logic Block Diagram****Pin Configuration**

2147-1



2147-2

**Selection Guide** (For higher performance and lower power, refer to CY7C147 data sheet.)

	2147-35	2147-45	2147-55
Maximum Access Time (ns)	35	45	55
Maximum Operating Current (mA)	Commercial	125	125
	Military		140
Maximum Standby Current (mA)	Commercial	25	25
	Military		25

T-46-23-05

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	-65°C to +150°C	Static Discharge Voltage .....	>2001V (per MIL-STD-883, Method 3015)
Ambient Temperature with Power Applied .....	-55°C to +125°C	Latch-Up Current .....	>200 mA
Supply Voltage to Ground Potential .....	-0.5V to +7.0V		
DC Voltage Applied to Outputs in High Z State .....	-0.5V to +7.0V		
DC Input Voltage .....	-3.0V to +7.0V		
Output Current into Outputs (Low) .....	20 mA		
<b>Operating Range</b>			
Range	Ambient Temperature	V <sub>CC</sub>	
Commercial	0°C to +70°C	5V ± 10%	
Military <sup>[1]</sup>	-55°C to +125°C	5V ± 10%	

#### Electrical Characteristics Over the Operating Range<sup>[2]</sup>

Parameters	Description	Test Conditions	2147		Units
			Min.	Max.	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}, I_{OH} = -4.0 \text{ mA}$	2.4		V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}, I_{OL} = 12.0 \text{ mA}$		0.4	V
$V_{IH}$	Input HIGH Voltage		2.0	$V_{CC}$	V
$V_{IL}$	Input LOW Voltage		-3.0	0.8	V
$I_{IX}$	Input Load Current	$GND \leq V_I \leq V_{CC}$	-10	+10	$\mu A$
$I_{OZ}$	Output Leakage Current	$GND \leq V_O \leq V_{CC},$ Output Disabled	-50	+50	$\mu A$
$I_{OS}$	Output Short Circuit Current <sup>[3]</sup>	$V_{CC} = \text{Max.}, V_{OUT} = GND$		-350	mA
$I_{CC}$	V <sub>CC</sub> Operating Supply Current	$V_{CC} = \text{Max.}, I_{OUT} = 0 \text{ mA}$	Com'l	125	mA
			Mil	140	
$I_{SB}$	Automatic $\overline{CE}$ Power-Down Current <sup>[4]</sup>	Max. $V_{CC}, \overline{CE} \geq V_{IH}$	Com'l	25	mA
			Mil	25	

### Capacitance<sup>[5]</sup>


Parameters	Description	Test Conditions	Max.	Units
$C_{IN}$	Input Capacitance	$T_A = 25^\circ C, f = 1 \text{ MHz}, V_{CC} = 5.0V$	5	pF
$C_{OUT}$	Output Capacitance		6	pF

#### **Notes:**


- NOTES:**

  - TA is the "instant on" case temperature.
  - See the last page of this specification for Group A subgroup testing information.
  - Duration of the short circuit should not exceed 30 seconds.
  - A pull-up resistor to V<sub>CC</sub> on the CE input is required to keep the device deselected during V<sub>CC</sub> power-up, otherwise I<sub>SB</sub> will exceed values given.
  - Tested initially and after any design or process changes that may affect these parameters.


## AC Test Loads and Waveforms



2147-3



2147-4




Switching Characteristics Over the Operating Range<sup>[2,6]</sup>

Parameters	Description	2147-35		2147-45		2147-55		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>								
$t_{RC}$	Read Cycle Time	35		45		55		ns
$t_{AA}$	Address to Data Valid		35		45		55	ns
$t_{OHA}$	Output Hold from Address Change	5		5		5		ns
$t_{ACB}$	$\overline{CE}$ LOW to Data Valid		35		45		55	ns
$t_{LZCB}$	$\overline{CE}$ LOW to Low Z <sup>[7]</sup>	5		5		5		ns
$t_{HZCB}$	$\overline{CE}$ HIGH to High Z <sup>[7,8]</sup>		30		30		30	ns
$t_{PU}$	$\overline{CE}$ LOW to Power-Up	0		0		0		ns
$t_{PD}$	$\overline{CE}$ HIGH to Power-Down		20		20		20	ns
<b>WRITE CYCLE<sup>[9]</sup></b>								
$t_{WC}$	Write Cycle Time	35		45		55		ns
$t_{SCB}$	$\overline{CE}$ LOW to Write End	35		45		45		ns
$t_{AW}$	Address Set-Up to Write End	35		45		45		ns
$t_{HA}$	Address Hold from Write End	0		0		10		ns
$t_{SA}$	Address Set-Up to Write Start	0		0		0		ns
$t_{PWB}$	WE Pulse Width	20		25		25		ns
$t_{SD}$	Data Set-Up to Write End	20		25		25		ns
$t_{HD}$	Data Hold from Write End	10		10		10		ns
$t_{HZWE}$	WE LOW to High Z <sup>[7]</sup>		20		25		25	ns
$t_{LZWB}$	WE HIGH to Low Z <sup>[7,8]</sup>	0		0		0		ns

## Notes:

6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
7. At any given temperature and voltage condition,  $t_{HZ}$  is less than  $t_{LZ}$  for all devices.
8.  $t_{HZCB}$  and  $t_{HZWE}$  are specified with  $C_L = 5$  pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady state voltage.
9. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. WE is HIGH for read cycle.
11. Device is continuously selected,  $\overline{CE} = V_{IL}$ .
12. Address valid prior to or coincident with  $\overline{CE}$  transition low.
13. If  $\overline{CE}$  goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

## Switching Waveforms




Read Cycle No. 1<sup>[10,11]</sup>

2147-5



T-46-23-05

## Switching Waveforms

Read Cycle No. 2<sup>[10, 12]</sup>Write Cycle No. 1 (**WE** Controlled)<sup>[9]</sup>Write Cycle No. 2 (**CE** Controlled)<sup>[9, 13]</sup>



T-46-23-05

## Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
35	CY7C147-35PC	P3	Commercial
	CY7C147-35DC	D4	
45	CY7C147-45PC	P3	Commercial
	CY7C147-45DC	D4	
55	CY7C147-45DMB	D4	Military
	CY7C147-55PC	P3	Commercial
	CY7C147-55DC	D4	
55	CY7C147-55DMB	D4	Military

2

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

## DC Characteristics

Parameters	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub> Max.	1, 2, 3
I <sub>DX</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SBI</sub>	1, 2, 3

## Switching Characteristics

Parameters	Subgroups
<b>READ CYCLE</b>	
t <sub>RC</sub>	7, 8, 9, 10, 11
t <sub>AA</sub>	7, 8, 9, 10, 11
t <sub>IOHA</sub>	7, 8, 9, 10, 11
t <sub>ACB</sub>	7, 8, 9, 10, 11
<b>WRITE CYCLE</b>	
t <sub>WC</sub>	7, 8, 9, 10, 11
t <sub>SCE</sub>	7, 8, 9, 10, 11
t <sub>AW</sub>	7, 8, 9, 10, 11
t <sub>HA</sub>	7, 8, 9, 10, 11
t <sub>SA</sub>	7, 8, 9, 10, 11
t <sub>PWE</sub>	7, 8, 9, 10, 11
t <sub>SD</sub>	7, 8, 9, 10, 11
t <sub>HD</sub>	7, 8, 9, 10, 11

Document #: 38-00023-B