


# High Performance Dual Channel Current Mode Controller

The MC34065 is a high performance, fixed frequency, dual current mode controllers. It is specifically designed for off-line and dc-to-dc converter applications offering the designer a cost effective solution with minimal external components. This integrated circuit feature a unique oscillator for precise duty cycle limit and frequency control, a temperature compensated reference, two high gain error amplifiers, two current sensing comparators, Drive Output 2 Enable pin, and two high current totem pole outputs ideally suited for driving power MOSFETs.

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle–by–cycle current limiting, and a latch for single pulse metering of each output.

The MC34065 and MC33065 are available in dual-in-line and surface mount packages.


- Unique Oscillator for Precise Duty Cycle Limit and Frequency Control
- Current Mode Operation to 500 kHz
- Automatic Feed Forward Compensation
- Separate Latching PWMs for Cycle–By–Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- Drive Output 2 Enable Pin
- Two High Current Totem Pole Outputs
- Input Undervoltage Lockout with Hysteresis
- Low Startup and Operating Current




# MC34065 MC33065

# HIGH PERFORMANCE DUAL CHANNEL CURRENT MODE CONTROLLER

SEMICONDUCTOR TECHNICAL DATA





### **ORDERING INFORMATION**

Device	Operating Temperature Range	Package
MC34065DW	T. 00 to 17000	SO-16L
MC34065P	$T_A = 0^\circ$ to +70°C	Plastic DIP
MC33065DW	$T_A = -40^\circ$ to +85°C	SO-16L
MC33065P		Plastic DIP

© Motorola, Inc. 1996

### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Total Power Supply and Zener Current	$(I_{CC} + I_Z)$	50	mA
Output Current, Source or Sink (Note 1)	IO	1.0	А
Output Energy (Capacitive Load per Cycle)	W	5.0	μJ
Current Sense, Enable, and Voltage Feedback Inputs	V <sub>in</sub>	-0.3 to +5.5	V
Sync Input High State (Voltage) Low State (Reverse Current)	VIH IIL	5.5 5.0	V mA
Error Amp Output Sink Current	IO	10	mA
Power Dissipation and Thermal Characteristics DW Suffix, Plastic Package Case 751G Maximum Power Dissipation @ $T_A = 25^{\circ}C$ Thermal Resistance, Junction–to–Air P Suffix, Plastic Package Case 648 Maximum Power Dissipation @ $T_A = 25^{\circ}C$ Thermal Resistance, Junction–to–Air	P <sub>D</sub> R <sub>θ</sub> JA PD	862 145 1.25 100	mW °C/W ₩ °C/W
Operating Junction Temperature	R <sub>θJA</sub> ΤJ	+150	°C
Operating Ambient Temperature MC34065 MC33065	TA	0 to +70 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

NOTE: ESD data available upon request.

#### **ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 15 V [Note 2], R<sub>T</sub> = 8.2 k $\Omega$ , C<sub>T</sub> = 3.3 nF, for typical values T<sub>A</sub> = 25°C, for min/max values TA is the operating ambient temperature range that applies [Note 3].)

Characteristics	Symbol	Min	Тур	Max	Unit
REFERENCE SECTION	·	•		•	
Reference Output Voltage (I <sub>O</sub> = 1.0 mA, T <sub>J</sub> = 25°C)	V <sub>ref</sub>	4.9	5.0	5.1	V
Line Regulation (V <sub>CC</sub> = 11 V to 15 V)	Reg <sub>line</sub>	-	2.0	20	mV
Load Regulation (I <sub>O</sub> = 1.0 mA to 10 mA)	Reg <sub>load</sub>	-	3.0	25	mV
Total Output Variation over Line, Load, and Temperature	V <sub>ref</sub>	4.85	-	5.15	V
Output Short Circuit Current	ISC	30	100	-	mA
OSCILLATOR AND PWM SECTIONS					
Total Frequency Variation over Line and Temperature	fosc				kHz
V <sub>CC</sub> = 11 V to 15 V, T <sub>A</sub> = T <sub>Iow</sub> to T <sub>high</sub> MC34065		46.5	49	51.5	
MC33065		45	49	53	
Frequency Change with Voltage (V <sub>CC</sub> = 11 V to 15 V)	$\Delta f_{OSC} / \Delta V$	-	0.2	1.0	%
Duty Cycle at each Output					%
Maximum	DC <sub>max</sub>	46	49.5	52	
Minimum	DC <sub>min</sub>	-	-	0	
Sync Input Current					μΑ
High State (V <sub>in</sub> = 2.4 V)	IIH	-	170	250	
Low State (V <sub>in</sub> = 0.8 V)	١ <sub>ال</sub>	-	80	160	

NOTES: 1. Maximum package power dissipation limits must be observed.

2. Adjust V<sub>CC</sub> above the startup threshold before setting to 15 V. 3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible:  $T_{Iow} = 0^{\circ}C$  for the MC34065  $T_{Iow} = -40^{\circ}C$  for the MC33065 4. This parameter is measured at the latch trip point with V<sub>FB</sub> = 0 V

5. Comparator gain is defined as AV =  $\frac{\Delta V \text{ Compensation}}{\Delta V \text{ Current Sense}}$ 

**ELECTRICAL CHARACTERISTICS (continued)** (V<sub>CC</sub> = 15 V [Note 2], R<sub>T</sub> = 8.2 k $\Omega$ , C<sub>T</sub> = 3.3 nF, for typical values T<sub>A</sub> = 25°C, for min/max values  $T_A$  is the operating ambient temperature range that applies [Note 3].)


Characteristics	Symbol	Min	Тур	Max	Unit
ERROR AMPLIFIERS					
Voltage Feedback Input (V <sub>O</sub> = 2.5 V)	V <sub>FB</sub>	2.42	2.5	2.58	V
Input Bias Current (V <sub>FB</sub> = 5.0 V)	I <sub>IB</sub>	_	- 0.1	-1.0	μA
Open Loop Voltage Gain (VO = 2.0 to 4.0 V)	Avol	65	100	-	dB
Unity Gain Bandwidth ( $T_J = 25^{\circ}C$ )	BW	0.7	1.0	-	MHz
Power Supply Rejection Ratio ( $V_{CC}$ = 11 V to 15 V)	PSRR	60	90	_	dB
Output Current					mA
Source (V <sub>O</sub> = 3.0 V, V <sub>FB</sub> = 2.3 V)	Isource	-0.45	-1.0	-	
Sink (V <sub>O</sub> = 1.2 V, V <sub>FB</sub> = 2.7 V)	l <sub>sink</sub>	2.0	12	-	
Output Voltage Swing					V
High State ( $R_L$ = 15 k to ground, $V_{FB}$ = 2.3 V)	VOH	5.0	6.2	-	
Low State ( $R_L$ = 15 k to $V_{ref}$ , $V_{FB}$ = 2.7 V)	VOL	-	0.8	1.1	
CURRENT SENSE SECTION					
Current Sense Input Voltage Gain (Notes 4 and 5)	Av	2.75	3.0	3.25	V/V
Maximum Current Sense Input Threshold (Note 4)	V <sub>th</sub>	430	480	530	mV
Input Bias Current	I <sub>IB</sub>	-	-2.0	-10	μA
Propagation Delay (Current Sense Input to Output)	<sup>t</sup> PLN(In/Out)	_	150	300	ns
DRIVE OUTPUT 2 ENABLE PIN					
Enable Pin Voltage					V
High State (Output 2 Enabled)	VIH	3.5	-	V <sub>ref</sub>	
Low State (Output 2 Disabled)	VIL	0	-	1.5	
Low State Input Current (VIL = 0 V)	I <sub>IB</sub>	100	250	400	μΑ
DRIVE OUTPUTS					
Output Voltage					V
Low State (I <sub>sink</sub> = 20 mA)	VOL	-	0.1	0.4	
(I <sub>sink</sub> = 200 mA)		-	1.6	2.5	
High State ( $I_{SOUTCE} = 20 \text{ mA}$ )	VOH	13	13.5	-	
$(I_{\text{Source}} = 200 \text{ mA})$		12	13.4	-	
Output Voltage with UVLO Activated ( $V_{CC} = 6.0 \text{ V}$ , $I_{sink} = 1.0 \text{ mA}$ )	VOL(UVLO)	-	0.1	1.1	V
Output Voltage Rise Time (C <sub>L</sub> = 1.0 nF)	tr	-	28	150	ns
Output Voltage Fall Time (C <sub>L</sub> = 1.0 nF)	tf	-	25	150	ns
UNDERVOLTAGE LOCKOUT SECTION					
Startup Threshold	V <sub>th</sub>	13	14	15	V
Minimum Operating Voltage After Turn–On	V <sub>CC</sub> (min)	9.0	10	11	V
TOTAL DEVICE					
Power Supply Current	ICC				mA
Startup ( $V_{CC} = 12 V$ )		-	0.6	1.0	
Operating (Note 2)		_	20	25	
Power Supply Zener Voltage (I <sub>CC</sub> = 30 mA)	VZ	15.5	17	19	V


The state of the MC33065 Thigh = +70°C for MC34065 Thigh = +70°C for MC34065 Thigh = +85°C for MC33065 4. This parameter is measured at the latch trip point with V<sub>FB</sub> = 0 V

5. Comparator gain is defined as AV =  $\frac{\Delta V \text{ Compensation}}{\Delta V \text{ Current Sense}}$ 


#### **PIN FUNCTION DESCRIPTION**


Pin	Function      Description		
1	Sync Input	A narrow rectangular waveform applied to this input will synchronize the oscillator. A dc voltage within the range of 2.4 V to 5.5 V will inhibit the oscillator.	
2	CT	Timing capacitor $C_T$ connects from this pin to ground setting the free–running oscillator frequency range.	
3	RT	Resistor R <sub>T</sub> connects from this pin to ground precisely setting the charge current for C <sub>T</sub> . R <sub>T</sub> must be between 4.0 k and 16 k.	
4	Voltage Feedback 1	This pin is the inverting input of Error Amplifier 1. It is normally connected to the switching power supply output through a resistor divider.	
5	Compensation 1	This pin is the output of Error Amplifier 1 and is made available for loop compensation.	
6	Current Sense 1	A voltage proportional to the inductor current is connected to this input. PWM 1 uses this information to terminate conduction of output switch Q1.	
7	Drive Output 1	This pin directly drives the gate of a power MOSFET Q1. Peak currents up to 1.0 A are sourced and sunk by this pin.	
8	Gnd	This pin is the control circuitry ground return and is connected back to the source ground.	
9	Drive Gnd	This pin is a separate power ground return that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.	
10	Drive Output 2	This pin directly drives the gate of a power MOSFET Q2. Peak currents up to 1.0 A are sourced and sunk by this pin.	
11	Current Sense 2	A voltage proportional to inductor current is connected to this input. PWM 2 uses this information to terminate conduction of output switch Q2.	
12	Compensation 2	This pin is the output of Error Amplifier 2 and is made available for loop compensation.	
13	Voltage Feedback 2	This pin is the inverting input of Error Amplifier 2. It is normally connected to the switching po supply output through a resistor divider.	
14	Drive Output 2 Enable	A logic low at this input disables Drive Output 2.	
15	V <sub>ref</sub>	This is the 5.0 V reference output. It can provide bias for any additional system circuitry.	
16	Vcc	This pin is the positive supply of the control IC. The minimum operating voltage range after statis 11 V to 15.5 V.	



















Figure 6. Current Sense Input Threshold versus Error Amp Output Voltage





















50 ns/DIV





 $\Delta V_{O},$  OUTPUT VOLTAGE CHANGE (2.0 mV/DIV)

#### **OPERATING DESCRIPTION**

The MC34065 series are high performance, fixed frequency, dual channel current mode controllers specifically designed for Off–Line and dc–to–dc converter applications. These devices offer the designer a cost effective solution with minimal external components where independent regulation of two power converters is required. The Representative Block Diagram is shown in Figure 15. Each channel contains a high gain error amplifier, current sensing comparator, pulse width modulator latch, and totem pole output driver. The oscillator, reference regulator, and undervoltage lock–out circuits are common to both channels.

#### Oscillator

The unique oscillator configuration employed features precise frequency and duty cycle control. The frequency is programmed by the values selected for the timing components R<sub>T</sub> and C<sub>T</sub>. Capacitor C<sub>T</sub> is charged and discharged by an equal magnitude internal current source and sink, generating a symmetrical 50 percent duty cycle waveform at Pin 2. The oscillator peak and valley thresholds are 3.5 V and 1.6 V respectively. The source/sink current magnitude is controlled by resistor R<sub>T</sub>. For proper operation over temperature it must be in the range of 4.0 k $\Omega$  to 16 k $\Omega$  as shown in Figure 1.

As C<sub>T</sub> charges and discharges, an internal blanking pulse is generated that alternately drives the center inputs of the upper and lower NOR gates high. This, in conjunction with a precise amount of delay time introduced into each channel, produces well defined non–overlapping output duty cycles. Output 2 is enabled while C<sub>T</sub> is charging, and Output 1 is enabled during the discharge. Figure 2 shows the Maximum Output Duty Cycle versus Oscillator Frequency. Note that even at 500 kHz, each output is capable of approximately 44% on–time, making this controller suitable for high frequency power conversion applications.

In many noise sensitive applications it may be desirable to frequency–lock the converter to an external system clock. This can be accomplished by applying a clock signal as shown in Figure 17. For reliable locking, the free–running oscillator frequency should be set about 10% less than the clock frequency. Referring to the timing diagram shown in Figure 16, the rising edge of the clock signal applied to the Sync input, terminates charging of  $C_T$  and Drive Output 2 conduction. By tailoring the clock waveform symmetry, accurate duty cycle clamping of either output can be achieved. A circuit method for this, and multi–unit synchronization, is shown in Figure 18.

#### **Error Amplifier**

Each channel contains a fully–compensated Error Amplifier with access to the inverting input and output. The amplifier features a typical dc voltage gain of 100 dB, and a unity gain bandwidth of 1.0 MHz with 71° of phase margin (Figure 5). The noninverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input through a resistor divider. The maximum input bias current is  $-1.0 \ \mu$ A which will cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance.

The Error Amp output (Pin 5, 12) is provided for external loop compensation. The output voltage is offset by two diode

drops ( $\approx$ 1.4 V) and divided by three before it connects to the inverting input of the Current Sense Comparator. This guarantees that no pulses appear at the Drive Output (Pin 7, 10) when the error amplifier output is at its lowest state (V<sub>OL</sub>). This occurs when the power supply is operating and the load is removed, or at the beginning of a soft–start interval (Figures 20, 21).

The minimum allowable Error Amp feedback resistance is limited by the amplifier's source current (0.5 mA) and the output voltage ( $V_{OH}$ ) required to reach the comparator's 0.5 V clamp level with the inverting input at ground. This condition happens during initial system startup or when the sensed output is shorted:

$$R_{f(min)} \approx \frac{3.0 \ (0.5 \ V) \ + \ 1.4 \ V}{0.5 \ mA} = \ 5800 \ \Omega$$

#### **Current Sense Comparator and PWM Latch**

The MC34065 operates as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier output. Thus the error signal controls the peak inductor current on a cycle–by–cycle basis. The Current Sense Comparator–PWM Latch configuration used ensures that only a single pulse appears at the Drive Output during any given oscillator cycle. The inductor current is converted to a voltage by inserting a ground–referenced sense resistor R<sub>S</sub> in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 6, 11) and compared to a level derived from the Error Amp output. The peak inductor current under normal operating conditions is controlled by the voltage at Pin 5, 12 where:


$$I_{pk} = \frac{V_{(Pin 5, 12)} - 1.4 V}{3 R_{S}}$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 0.5 V. Therefore the maximum peak switch current is:

$$I_{pk(max)} = \frac{0.5 \text{ V}}{\text{R}_{S}}$$

When designing a high power switching regulator it may be desirable to reduce the internal clamp voltage in order to keep the power dissipation of R<sub>S</sub> to a reasonable level. A simple method to adjust this voltage is shown in Figure 19. The two external diodes are used to compensate the internal diodes, yielding a constant clamp voltage over temperature. Erratic operation due to noise pickup can result if there is an excessive reduction of the  $I_{pk(max)}$  clamp voltage.

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense input with a time constant that approximates the spike duration will usually eliminate the instability, refer to Figure 24.



#### **Undervoltage Lockout**

Two Undervoltage Lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stages are enabled. The positive power supply terminal (V<sub>CC</sub>) and the reference output (V<sub>ref</sub>) are each monitored by separate comparators. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The V<sub>CC</sub> comparator upper and lower thresholds are 14 V and 10 V respectively. The hysteresis and low startup current makes these devices ideally suited to off-line converter applications where efficient bootstrap startup techniques are required (Figure 28). The V<sub>ref</sub> comparator disables the Drive Outputs until the internal circuitry is functional. This comparator has upper and lower thresholds of 3.6 V and 3.4 V. A 17 V zener is connected as a shunt regulator from V<sub>CC</sub> to ground. Its purpose is to protect the IC and power MOSFET gate from excessive voltage that can occur during system startup. The guaranteed minimum operating voltage after turn-on is 11 V.

#### **Drive Outputs and Drive Ground**

Each channel contains a single totem–pole output stage that is specifically designed for direct drive of power MOSFETs. The Drive Outputs are capable of up to  $\pm 1.0$  A peak current with a typical rise and fall time of 28 ns with a 1.0 nF load. Internal circuitry has been added to keep the outputs in a sinking mode whenever an Undervoltage Lockout is active. This characteristic eliminates the need for an external pull–down resistor. Cross–conduction current in the totem–pole output stage has been minimized for high speed operation, as shown in Figure 13. The average added power due to cross–conduction with V<sub>CC</sub> = 15 V is only 60 mW at 500 kHz.

Although the Drive Outputs were optimized for MOSFETs, they can easily supply the negative base current required by bipolar NPN transistors for enhanced turn–off (Figure 25). The outputs do not contain internal current limiting, therefore an external series resistor may be required to prevent the peak output current from exceeding the 1.0 A maximum rating. The sink saturation (VOL) is less than 0.4 V at 100 mA.

A separate Drive Ground pin is provided and, with proper implementation, will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the I<sub>pk(max)</sub> clamp level. Figure 23 shows the proper ground connections required for current sensing power MOSFET applications.

#### **Drive Output 2 Enable Pin**

This input is used to enable Drive Output 2. Drive Output 1 can be used to control circuitry that must run continuously such as volatile memory and the system clock, or a remote controlled receiver, while Drive Output 2 controls the high power circuitry that is occasionally turned off.


#### Reference

The 5.0 V bandgap reference is trimmed to  $\pm 2.0\%$  tolerance at T<sub>J</sub> = 25°C. The reference has short circuit protection and is capable of providing in excess of 30 mA for powering any additional control system circuitry.

#### **Design Considerations**

Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. High frequency circuit layout techniques are imperative to prevent pulse-width jitter. This is usually caused by excessive noise pick-up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low current signal and high current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1  $\mu$ F) connected directly to V<sub>CC</sub> and Vref may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage-divider should be located close to the IC and as far as possible from the power switch and other noise generating components.

### Figure 17. External Clock Synchronization



The external diode clamp is required if the negative Sync current is greater than –5.0 mA.

### Figure 18. External Duty Cycle Clamp and Multi–Unit Synchronization




Figure 19. Adjustable Reduction of Clamp Level





Figure 20. Soft-Start Circuit



# Figure 21. Adjustable Reduction of Clamp Level with Soft–Start






Figure 22. MOSFET Parasitic Oscillations




Series gate resistor  $R_g$  may be needed to damp high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate–source circuit.  $R_g$  will decrease the MOSFET switching speed. Schottky diode D1 is required if circuit ringing drives the output pin below ground.

Figure 23. Current Sensing Power MOSFET




Virtually lossless current sensing can be achieved with the implementation of a SENSEFET power switch. For proper operation during over current conditions, a reduction of the  $I_{pk(max)}$  clamp level must be implemented. Refer to Figures 19 and 21.

### Figure 24. Current Waveform Spike Suppression




The addition of the RC filter will eliminate instability caused by the leading edge spike on the current waveform.

#### Figure 25. Bipolar Transistor Drive



The totem–pole outputs can furnish negative base current for enhanced transistor turn–off, with the addition of capacitor C1.

#### Figure 26. Isolated MOSFET Drive







Figure 27. Dual Charge Pump Converter

The capacitor's equivalent series resistance must limit the Drive Output current to 1.0 A. An additional series resistor may be required when using tantalum or other low ESR capacitors. The positive output can provide excellent line and load regulation by connecting the R2/R1 resistor divider as shown.

#### Figure 28. 125 Watt Off-Line Converter



Test	Conditions	Results
Line Regulation 100 V Output ±12 V Outputs 9.0 V Output	$V_{in} = 92 \text{ to } 138 \text{ Vac} \\ I_O = 1.0 \text{ A} \\ I_O = \pm 1.0 \text{ A} \\ I_O = 0.1 \text{ A} \end{cases}$	$\Delta$ = 40 mV or ±0.02% $\Delta$ = 32 mV or ±0.13% $\Delta$ = 55 mV or ±0.31%
Load Regulation 100 V Output ±12 V Outputs 9.0 V Output	$V_{in} = 115 Vac I_O = 0.25 A to 1.0 A I_O = \pm 0.25 A to \pm 1.0 A I_O = 0.08 A to 0.1 A V_O = 0.08 A to 0$	$\Delta = 50 \text{ mV or } \pm 0.025\%$ $\Delta = 320 \text{ mV or } \pm 1.2\%$ $\Delta = 234 \text{ mV or } \pm 1.3\%$
Output Ripple 100 V Output ±12 V Outputs 9.0 V Output	$V_{in} = 115 VacI_{O} = 1.0 AI_{O} = \pm 1.0 AI_{O} = 0.1 A$	40 mVpp 100 mVpp 60 mVpp
Short Circuit Current 100 V Output ±12 V Outputs 9.0 V Output	$V_{in}$ = 115 Vac, R <sub>L</sub> = 0.1 $\Omega$	4.3 A 17 A Output Hiccups
Efficiency	Vin = 115 Vac, PO = 125 W	86%

- T1 468  $\mu$ H per section at 2.5 A, Coilcraft E3496A.
- T2 Primary: 156 Turns, #34 AWG
  Primary Feedback: 19 Turns, #34 AWG
  Secondary: 17 Turns, #28 AWG
  Core: TDK H7C1EE22–Z
  Bobbin: BE22–6H
  Gap: ≈0.001" for a primary
  inductance of 6.8 mH
- T3 Primary: 56 Turns, #23 AWG (2 strands) Bifiliar Wound Secondary: ±12 V, 4 Turns, #23 AWG (4 strands) Quadfiliar Wound Secondary 100 V: 32 Turns, #23 AWG (2 strands) Bifiliar Wound Core: Ferroxcube EEC 40–3C8 Bobbin: Ferroxcube 40–1112CP Gap: =0.030" for a primary inductance of 212 μH
- L1, L3, L4 25 μH at 1.0 A, Coilcraft Z7157.
- L2 10 µH at 3.0 A, Coilcraft PCV-0-010-03.





Figure 29. 125 Watt Off-Line Converter


Circuit View



Component View

\*100 V and  $\pm$ 12 V Shutdown

#### **OUTLINE DIMENSIONS**



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights or other applications intended or support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **Wo** are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

 $\Diamond$ 

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

