AAT2500
1MHz Step-Down Converter/LDO Regulator

SysPwr™

General Description

The AAT2500 is a member of AnalogicTech's Total Power Management IC™ (TPMIC™) product family. It is a low dropout (LDO) linear regulator and a step-down converter with an input voltage range of 2.7V to 5.5V, making it ideal for applications with single lithium-ion/polymer batteries.

The LDO has an independent input and is capable of delivering up to 300mA. The linear regulator has been designed for high-speed turn-on and turn-off performance, fast transient response, and good power supply rejection ratio (PSRR). Other features include low quiescent current and a low dropout voltage.

The 400mA step-down converter is designed to minimize external component size and cost while maintaining a low 25µA no load quiescent current.

Peak current mode control with internal compensation provides a stable converter with a low equivalent series resistance (ESR) ceramic output capacitor for extremely low output ripple.

For maximum battery life, the step-down converter increases to 100% duty cycle and has a typical 180mV dropout voltage at 400mA. The output voltage is either fixed or adjustable with an integrated P- and N-channel MOSFET power stage and 1MHz switching frequency.

The AAT2500 is available in a 12-pin TDFN33 package, and is rated over a temperature range of -40°C to +85°C.

Features

- V_{IN} Range: 2.7V to 5.5V
- 300mA LDO Current Output
- 400mV LDO Dropout Voltage at 300mA
- High Output Accuracy: ±1.5%
- Fast LDO Line / Load Transient Response
- 400mA, 96% Efficiency Step-Down Converter
- 25µA No Load Quiescent Current for Step-Down Converter
- Shutdown Current <1µA
- Low $R_{DS(ON)}$ 0.4Ω Integrated Power Switches
- Low Dropout 100% Duty Cycle
- 1MHz Switching Frequency
- Internal Soft Start
- Over-Temperature Protection
- Current Limit Protection
- Available in TDFN33-12 Package
- -40°C to +85°C Temperature Range

Applications

- Cellular Phones
- Digital Cameras
- Handheld instruments
- Microprocessor/DSP Core/IO Power
- PDAs and Handheld Computers
- Portable Media Players

Typical Application

L1 Sumida CDRH3D16-4R7   C1 Murata GRM219R61A475KE19
C3 Murata GRM21BR60J106KE19

AAT2500 Step-Down Converter Efficiency

Pin Descriptions

Pin #	Symbol	Function
1	PGND	Step-down converter power ground return pin. Connect to the output and input capacitor return. See section on PCB layout guidelines and evaluation board layout diagram.
2	LX	Power switching node. Output switching node that connects to the output inductor.
3	VP	Step-down converter power stage supply voltage. Must be closely decoupled to PGND.
4	VCC	Step-down converter bias supply. Connect to VP.
5	VLDO	LDO input voltage; should be decoupled with 1µF or greater capacitor.
6	OUT	300mA LDO output pin. A 2.2µF or greater output low-ESR ceramic capacitor is required for stability.
7	BYP	Bypass capacitor for the LDO. To improve AC ripple rejection, connect a 10nF capacitor to GND. This will also provide a soft-start function.
8	GND	LDO ground connection pin.
9	ENLDO	Enable pin for LDO. When connected low, LDO is disabled and consumes less than 1µA of current.
10	EN	Step-down converter enable. When connected low, LDO is disabled and consumes less than 1µA.
11	FB	Step-down converter feedback input pin. For fixed output voltage versions, this pin is connected to the converter output, forcing the converter to regulate to the specific voltage. For adjustable output versions, an external resistive divider ties to this point and programs the output voltage to the desired value.
12	SGND	Step-down converter signal ground. For external feedback, return the feedback resistive divider to this ground. For internal fixed version, tie to the point of load return. See section on PCB layout guidelines and evaluation board layout diagram.
EP		Exposed paddle (bottom). Use properly sized vias for thermal coupling to the ground plane. See section on PCB layout guidelines.

Pin Configuration

TDFN33-12
(TopView)


```
PGND  [1]  ╭ ─ ─ ─ ╮  [12]  SGND
  LX  [2]  |       |  [11]  FB
  VP  [3]  |       |  [10]  EN
 VCC  [4]  |       |  [9]   ENLDO
VLDO  [5]  |       |  [8]   GND
 OUT  [6]  ╰ ─ ─ ─ ╯  [7]   BYP
```

2

Absolute Maximum Ratings[1]

Symbol	Description	Value	Units
V_P, V_{LDO}	Input Voltages to GND	6.0	V
V_{LX}	LX to GND	-0.3 to V_P + 0.3	V
V_{FB}	FB to GND	-0.3 to V_P + 0.3	V
V_{EN}	EN to GND	-0.3 to 6.0	V
T_J	Operating Junction Temperature Range	-40 to 150	°C
T_{LEAD}	Maximum Soldering Temperature (at leads, 10 sec)	300	°C

Thermal Information

Symbol	Description	Value	Units
P_D	Maximum Power Dissipation	2	W
θ_{JA}	Thermal Resistance[2]	50	°C/W

1. Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.
2. Mounted on an FR4 board with exposed paddle connected to ground plane.

3

Electrical Characteristics[1]

Symbol	Description	Conditions		Min	Typ	Max	Units
LDO	$V_{IN} = V_{LDO} = V_{OUT(NOM)}$ + 1V for V_{OUT} options greater than 1.5V. $V_{IN} = V_{LDO}$ = 2.5V for $V_{OUT} \leq$ 1.5V. I_{OUT} = 1mA, C_{OUT} = 2.2μF, C_{IN} = 1μF, T_A = -40°C to +85°C, unless otherwise noted. Typical values are T_A = 25°C.					
V_{OUT}	Output Voltage Tolerance	I_{OUT} = 1mA to 300mA	T_A = 25°C	-1.5		1.5	%
			T_A = -40°C to 85°C	-2.5		2.5	
V_{IN}	Input Voltage			$V_{OUT}+V_{DO}$[2]		5.5	V
V_{DO}	Dropout Voltage[3, 4]	I_{OUT} = 300mA			400	600	mV
$\Delta V_{OUT}/V_{OUT}*\Delta V_{IN}$	Line Regulation	$V_{IN} = V_{OUT}$ + 1V to 5V				0.09	%/V
$\Delta V_{OUT(Line)}$	Dynamic Line Regulation	I_{OUT} = 300mA, $V_{IN} = V_{OUT}$ + 1V to V_{OUT} + 2V, T_R/T_F = 2μS			2.5		mV
$\Delta V_{OUT(Load)}$	Dynamic Load Regulation	I_{OUT} = 1mA to 300mA, T_R <5μS			60		mV
I_{OUT}	Output Current	V_{OUT} > 1.3V		300			mA
I_{SC}	Short-Circuit Current	V_{OUT} < 0.4V			600		mA
I_{QLDO}	LDO Quiescent Current	V_{IN} = 5V, No Load, ENLDO = V_{IN}			70	125	μA
I_{SHDN}	Shutdown Current	V_{IN} = 5V; ENLDO = GND, EN = SGND = PGND				1.0	μA
PSRR	Power Supply Rejection Ratio	I_{OUT} = 10mA, C_{BYP} = 10nF	1kHz		67		dB
			10kHz		47		
			1MHz		45		
T_{SD}	Over-Temperature Shutdown Threshold				145		°C
T_{HYS}	Over-Temperature Shutdown Hysteresis				12		°C
e_N	Output Noise	e_{NBW} = 300Hz to 50kHz			50		μV$_{RMS}$
T_C	Output Voltage Temperature Coefficient				22		ppm/°C

1. The AAT2500 is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range and is assured by design, characterization, and correlation with statistical process controls.
2. To calculate the minimum LDO input voltage, use the following equation: $V_{IN(MIN)} = V_{OUT(MAX)} + V_{DO(MAX)}$, as long as $V_{IN} \geq$ 2.5V.
3. For V_{OUT} <2.1V, V_{DO} = 2.5 - V_{OUT}.
4. V_{DO} is defined as $V_{IN} - V_{OUT}$ when V_{OUT} is 98% of nominal.

Electrical Characteristics[1]

Symbol	Description	Conditions	Min	Typ	Max	Units
Buck Converter Typical values are T_A = 25°C, V_{IN} = V_{CC} = V_p = 3.6V.						
V_{IN}	Input Voltage		2.7		5.5	V
V_{UVLO}	UVLO Threshold	V_{IN} Rising			2.6	V
		Hysteresis		100		mV
		V_{IN} Falling	1.8			V
V_{OUT}	Output Voltage Tolerance	I_{OUT} = 0 to 400mA, V_{IN} = 2.7V to 5.5V	-3.0		+3.0	%
V_{OUT}	Output Voltage Range	Fixed Output Version	0.6		4.0	V
		Adjustable Output Version[2]	0.6		2.5	
I_{QBUCK}	Step-Down Converter Quiescent Current	ENLDO = GND, No Load, 0.6V Adjustable Model		25	50	µA
I_{SHDN}	Shutdown Current	EN = SGND = PGND, ENLDO = GND			1.0	µA
I_{LIM}	P-Channel Current Limit		600			mA
$R_{DS(ON)H}$	High Side Switch On Resistance			0.45		Ω
$R_{DS(ON)L}$	Low Side Switch On Resistance			0.4		Ω
I_{LXLK}	LX Leakage Current	V_{IN} = 5.5V, V_{LX} = 0 - V_{IN} EN = SGND = PGND			1.0	µA
$I_{LXLK, R}$	LX Reverse Leakage Current (fixed)	V_{IN} = Open, V_{LX} = 5.5V, EN = SGND = PGND			1.0	µA
$V_{Linereg}$	Line Regulation	V_{IN} = 2.7V to 5.5V			0.2	%/V
V_{FB}	FB Threshold Voltage Accuracy	0.6V Output, No Load, T_A = 25°C	597	600	615	mV
I_{FB}	FB Leakage Current	0.6V Output			0.2	µA
R_{FB}	FB Impedance	>0.6V Output	250			kΩ
F_{OSC}	Oscillator Frequency	T_A = 25°C	0.7	1.0	1.5	MHz
T_{SD}	Over-Temperature Shutdown Threshold			140		°C
T_{HYS}	Over-Temperature Shutdown Hysteresis			15		°C
Logic Signals						
$V_{EN(L)}$	Enable Threshold Low				0.6	V
$V_{EN(H)}$	Enable Threshold High		1.5			V
$I_{EN(H)}$	Leakage Current		1.0		1.0	µA

1. The AAT2500 is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range and is assured by design, characterization, and correlation with statistical process controls.
2. For adjustable version with higher than 2.5V output, please consult your AnalogicTech representative.

Typical Characteristics

Unless otherwise noted, V_{IN} = 5V, T_A = 25°C.

**LDO Dropout Voltage vs. Temperature**
(EN = GND; ENLDO = V_{IN})

LDO Dropout Characteristics
(EN = GND; ENLDO = V_{IN})

LDO Dropout Voltage vs. Output Current
(EN = GND; ENLDO = V_{IN})

LDO Ground Current vs. Input Voltage
(EN = GND; ENLDO = V_{IN})

**LDO Output Voltage vs. Temperature**
(EN = GND; ENLDO = V_{IN})

LDO Initial Power-Up Response Time
(C_{BYP} = 10nF; EN = GND; ENLDO = V_{IN})

Typical Characteristics

Unless otherwise noted, V_{IN} = 5V, T_A = 25°C, V_{IN} = V_{LDO} = V_{CC} = V_P.

LDO Turn-Off Response Time
(C_{BYP} = 10nF; EN = GND; ENLDO = V_{IN})

V_{ENLDO} (5V/div)

V_{OUT} (1V/div)

50μs/div

LDO Turn-On Time From Enable (V_{IN} present)
(C_{BYP} = 10nF; EN = GND; ENLDO = V_{IN})

V_{ENLDO} = 5V/div

V_{OUT} = 1V/div V_{IN} = 4V

5μs/div

LDO Line Transient Response
(C_{BYP} = 10nF; EN = GND; ENLDO = V_{IN})

V_{IN}

V_{OUT}

100μs/div

LDO Load Transient Response
(C_{BYP} = 10nF; EN = GND; ENLDO = V_{IN})

V_{OUT}

I_{OUT}

100μS/div

LDO Load Transient Response 300mA
(C_{BYP} = 10nF; EN = GND; ENLDO = V_{IN})

V_{OUT}

I_{OUT}

10μs/div

LDO Self Noise
(EN = GND; ENLDO = V_{IN})

Band Power:
300Hz to 50kHz = 44.6μVrms
100Hz to 100kHz = 56.3μVrms

Frequency (kHz)

Typical Characteristics

Unless otherwise noted, V_{IN} = 5V, T_A = 25°C.

Over-Current Protection
(EN = GND; ENLDO = V_{IN})

LDO ENLDO vs. V_{IN}

Step-Down Converter Efficiency vs. Load
(V_{OUT} = 2.5V; EN = V_{IN}; ENLDO = GND)

Step-Down Converter Load Regulation
(V_{OUT} = 2.5V; EN = V_{IN}; ENLDO = GND)

Step-Down Converter Efficiency vs. Load
(V_{OUT} = 1.8V; EN = V_{IN}; ENLDO = GND)

Step-Down Converter DC Regulation
(V_{OUT} = 1.8V; EN = V_{IN}; ENLDO = GND)

Typical Characteristics

Unless otherwise noted, V_{IN} = 5V, T_A = 25°C.

**Step-Down Converter
Frequency vs. Input Voltage**
(V_{OUT} = 1.8V; EN = V_{IN}; ENLDO = GND)

**Step-Down Converter
Output Voltage Error vs. Temperature**
(V_{IN} = 3.6V; V_O = 1.5V; EN = V_{IN}; ENLDO = GND)

**Step-Down Converter
Switching Frequency vs. Temperature**
(V_{IN} = 3.6V; V_O = 1.5V; EN = V_{IN}; ENLDO = GND)

**Step-Down Converter
Input Current vs. Input Voltage**
(V_O = 1.8V; EN = V_{IN}; ENLDO = GND)

**Step-Down Converter
P-Channel $R_{DS(ON)}$ vs. Input Voltage**
(EN = V_{IN}; ENLDO = GND)

**Step-Down Converter
N-Channel $R_{DS(ON)}$ vs. Input Voltage**
(EN = V_{IN}; ENLDO = GND)

Typical Characteristics

Unless otherwise noted, V_{IN} = 5V, T_A = 25°C.

Step-Down Converter Load Transient Response
(30mA - 300mA; V_{IN} = 3.6V; V_{OUT} = 1.8V;
C1 = 10µF; EN = V_{IN}; ENLDO = GND)

Step-Down Converter Load Transient Response
(30mA - 300mA; V_{IN} = 3.6V; V_{OUT} = 1.8V; C1 = 10µF;
C4 = 100pF; EN = V_{IN}; ENLDO = GND)

Step-Down Converter Load Transient Response
(30mA - 300mA; V_{IN} = 3.6V; V_{OUT} = 1.8V;
C1 = 4.7µF; EN = V_{IN}; ENLDO = GND)

Step-Down Converter Line Transient
(V_{OUT} = 1.8V @ 400mA; EN = V_{IN}; ENLDO = GND)

Step-Down Converter Line Regulation
(V_{OUT} = 1.8V; EN = V_{IN}; ENLDO = GND)

Step-Down Converter Soft Start
(V_{IN} = 3.6V; V_{OUT} = 1.8V; 400mA;
EN = V_{IN}; ENLDO = GND)

Typical Characteristics

Unless otherwise noted, V_{IN} = 5V, T_A = 25°C.

Step-Down Converter Output Ripple
(V_{IN} = 3.6V; V_{OUT} = 1.8V; 400mA;
EN = V_{IN}; ENLDO = GND)

Functional Block Diagram

Note: Internal resistor divider included for ≥1.2V versions. For low voltage versions, the feedback pin is tied directly to the error amplifier input.

Functional Description

The AAT2500 is a high performance power management IC comprised of a buck converter and a linear regulator. The buck converter is a high efficiency converter capable of delivering up to 400mA. Designed to operate at 1.0MHz, the converter requires only three external components (C_{IN}, C_{OUT}, and L_X) and is stable with a ceramic output capacitor. The linear regulator delivers 300mA and is also stable with ceramic capacitors.

Linear Regulator

The advanced circuit design of the linear regulator has been specifically optimized for very fast start-up and shutdown timing. This proprietary CMOS LDO has also been tailored for superior transient response characteristics. These traits are particularly important for applications that require fast power supply timing.

The high-speed turn-on capability is enabled through implementation of a fast-start control circuit, which accelerates the power-up behavior of fundamental control and feedback circuits within the LDO regulator. Fast turn-off time response is achieved by an active output pull-down circuit, which is enabled when the LDO regulator is placed in shutdown mode. This active fast shutdown circuit has no adverse effect on normal device operation. The LDO regulator output has been specifically optimized to function with low-cost, low-ESR ceramic capacitors; however, the design will allow for operation over a wide range of capacitor types.

A bypass pin has been provided to allow the addition of an optional voltage reference bypass capacitor to reduce output self noise and increase power supply ripple rejection. Device self noise and PSRR will be improved by the addition of a small ceramic capacitor in this pin. However, increased values of C_{BYPASS} may slow down the LDO regulator turn-on time. The regulator comes with complete short-circuit and thermal protection. The com-

bination of these two internal protection circuits gives a comprehensive safety system to guard against extreme adverse operating conditions.

The regulator features an enable/disable function. This pin (ENLDO) is active high and is compatible with CMOS logic. To assure the LDO regulator will switch on, the ENLDO turn-on control level must be greater than 1.5V. The LDO regulator will go into the disable shutdown mode when the voltage on the EN pin falls below 0.6V. If the enable function is not needed in a specific application, it may be tied to V_{IN} to keep the LDO regulator in a continuously on state.

When the regulator is in shutdown mode, an internal 1.5kΩ resistor is connected between OUT and GND. This is intended to discharge C_{OUT} when the LDO regulator is disabled. The internal 1.5KΩ resistor has no adverse impact on device turn-on time.

Step-Down Converter

The AAT2500 buck is a constant frequency peak current mode PWM converter with internal compensation. It is designed to operate with an input voltage range of 2.7V to 5.5V. The output voltage ranges from 0.6V to the input voltage for the internally fixed version, and up to 2.5V for the externally adjustable version. The 0.6V fixed model shown in Figure 1 is also the adjustable version and is externally programmable with a resistive divider, as shown in Figure 2. The converter MOSFET power stage is sized for 400mA load capability with up to 96% efficiency. Light load efficiency exceeds 80% at a 500µA load.

Soft Start

The AAT2500 soft-start control prevents output voltage overshoot and limits inrush current when either the input power or the enable input is applied. When pulled low, the enable input forces the converter into a low-power, non-switching state with a bias current of less than 1µA.

Figure 1: AAT2500 Fixed Output.

Figure 2: AAT2500 with Adjustable Step-Down Output and Enhanced Transient Response.

Low Dropout Operation

For conditions where the input voltage drops to the output voltage level, the converter duty cycle increases to 100%. As 100% duty cycle is approached, the minimum off-time initially forces the high side on-time to exceed the 1MHz clock cycle and reduce the effective switching frequency. Once the input drops below the level where the output can be regulated, the high side P-channel MOSFET is turned on continuously for 100% duty cycle. At 100% duty cycle, the output voltage tracks the input voltage minus the IR drop of the high side P-channel MOSFET $R_{DS(ON)}$.

Low Supply

The under-voltage lockout (UVLO) guarantees sufficient V_{IN} bias and proper operation of all internal circuitry prior to activation.

Fault Protection

For overload conditions, the peak inductor current is limited. Thermal protection disables switching when the internal dissipation or ambient temperature becomes excessive. The junction over-temperature threshold is 140°C with 15°C of hysteresis.

Applications Information

Linear Regulator

Input and Output Capacitors: An input capacitor is not required for basic operation of the linear regulator. However, if the AAT2500 is physically located more than three centimeters from an input power source, a C_{IN} capacitor will be needed for stable operation. Typically, a 1µF or larger capacitor is recommended for C_{IN} in most applications. C_{IN} should be located as closely to the device V_{IN} pin as practically possible.

An input capacitor greater than 1µF will offer superior input line transient response and maximize power supply ripple rejection. Ceramic, tantalum, or aluminum electrolytic capacitors may be selected for C_{IN}. There is no specific capacitor ESR requirement for C_{IN}. However, for 300mA LDO regulator output operation, ceramic capacitors are recommended for C_{IN} due to their inherent capability over tantalum capacitors to withstand input current surges from low impedance sources such as batteries in portable devices.

For proper load voltage regulation and operational stability, a capacitor is required between OUT and GND. The C_{OUT} capacitor connection to the LDO regulator ground pin should be made as directly as practically possible for maximum device performance. Since the regulator has been designed to function with very low ESR capacitors, ceramic capacitors in the 1.0µF to 10µF range are recommended for best performance. Applications utilizing

14

the exceptionally low output noise and optimum power supply ripple rejection should use 2.2µF or greater for C_{OUT}. In low output current applications, where output load is less than 10mA, the minimum value for C_{OUT} can be as low as 0.47µF.

Equivalent Series Resistance: ESR is a very important characteristic to consider when selecting a capacitor. ESR is the internal series resistance associated with a capacitor that includes lead resistance, internal connections, size and area, material composition, and ambient temperature. Typically, capacitor ESR is measured in milliohms for ceramic capacitors and can range to more than several ohms for tantalum or aluminum electrolytic capacitors.

Bypass Capacitor and Low Noise Applications

A bypass capacitor pin is provided to enhance the low noise characteristics of the LDO. The bypass capacitor is not necessary for operation; however, for best device performance, a small ceramic capacitor in the range of 470pF to 10nF should be placed between the bypass pin (BYP) and the device ground pin (GND). To practically realize the highest power supply ripple rejection and lowest output noise performance, it is critical that the capacitor connection between the BYP pin and GND pin be direct and PCB traces should be as short as possible.

DC leakage on this pin can affect the LDO regulator output noise and voltage regulation performance. For this reason, the use of a low leakage, high quality ceramic (NPO or C0G type) or film capacitor is highly recommended.

Step-Down Converter

Inductor Selection: The step-down converter uses peak current mode control with slope compensation to maintain stability for duty cycles greater than 50%. The output inductor value must be selected so the inductor current down slope meets the internal slope compensation requirements. The internal slope compensation for the adjustable and low-voltage fixed versions of the AAT2500 is 0.24A/µsec. This equates to a slope compensation that is 75% of the inductor current down slope for a 1.5V output and 4.7µH inductor.

$$m = \frac{0.75 \cdot V_O}{L} = \frac{0.75 \cdot 1.5V}{4.7\mu H} = 0.24 \ \frac{A}{\mu sec}$$

This is the internal slope compensation for the adjustable (0.6V) version or low-voltage fixed versions. When externally programming the 0.6V version to 2.5V, the calculated inductance is 7.5µH.

$$L = \frac{0.75 \cdot V_O}{m} = \frac{0.75 \cdot V_O}{0.24A \frac{A}{\mu sec}} \approx 3 \frac{\mu sec}{A} \cdot V_O$$

$$= 3\frac{\mu sec}{A} \cdot 2.5V = 7.5\mu H$$

In this case, a standard 10µH value is selected.

For high-voltage fixed versions (2.5V and above), m = 0.48A/µsec. Table 1 displays inductor values for the AAT2500 fixed and adjustable options.

Configuration	Output Voltage	Inductor	Slope Compensation
0.6V Adjustable With External Resistive Divider	0.6V to 2.0V	4.7µH	0.24A/µsec
	2.5V	10µH	0.24A/µsec
Fixed Output	0.6V to 2.0V	4.7µH	0.24A/µsec
	2.5V to 3.3V	4.7µH	0.48A/µsec

Table 1: Inductor Values.

Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under normal load conditions. Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor.

The 4.7μH CDRH3D16 series inductor selected from Sumida has a 105mΩ DCR and a 900mA DC current rating. At full load, the inductor DC loss is 17mW which gives a 2.8% loss in efficiency for a 400mA, 1.5V output.

Input Capacitor

Select a 4.7μF to 10μF X7R or X5R ceramic capacitor for the input. To estimate the required input capacitor size, determine the acceptable input ripple level (V_{PP}) and solve for C. The calculated value varies with input voltage and is a maximum when V_{IN} is double the output voltage.

$$C_{IN} = \frac{\frac{V_{OBUCK}}{V_{IN}} \cdot \left(1 - \frac{V_{OBUCK}}{V_{IN}}\right)}{\left(\frac{V_{PP}}{I_{OBUCK}} - ESR\right) \cdot F_S}$$

$$\frac{V_{OBUCK}}{V_{IN}} \cdot \left(1 - \frac{V_{OBUCK}}{V_{IN}}\right) = \frac{1}{4} \text{ for } V_{IN} = 2 \times V_{OBUCK}$$

$$C_{IN(MIN)} = \frac{1}{\left(\frac{V_{PP}}{I_{OBUCK}} - ESR\right) \cdot 4 \cdot F_S}$$

Always examine the ceramic capacitor DC voltage coefficient characteristics when selecting the proper value. For example, the capacitance of a 10μF, 6.3V, X5R ceramic capacitor with 5.0V DC applied is actually about 6μF.

The maximum input capacitor RMS current is:

$$I_{RMS} = I_{OBUCK} \cdot \sqrt{\frac{V_{OBUCK}}{V_{IN}} \cdot \left(1 - \frac{V_{OBUCK}}{V_{IN}}\right)}$$

The input capacitor RMS ripple current varies with the input and output voltage and will always be less than or equal to half of the total DC load current.

$$\sqrt{\frac{V_{OBUCK}}{V_{IN}} \cdot \left(1 - \frac{V_{OBUCK}}{V_{IN}}\right)} = \sqrt{D \cdot (1 - D)} = \sqrt{0.5^2} = \frac{1}{2}$$

for $V_{IN} = 2 \times V_{OBUCK}$

$$I_{RMS(MAX)} = \frac{I_{OBUCK}}{2}$$

The term $\frac{V_{OBUCK}}{V_{IN}} \cdot \left(1 - \frac{V_{OBUCK}}{V_{IN}}\right)$ appears in both the input voltage ripple and input capacitor RMS current equations and is a maximum when V_{OBUCK} is twice V_{IN}. This is why the input voltage ripple and the input capacitor RMS current ripple are a maximum at 50% duty cycle.

The input capacitor provides a low impedance loop for the edges of pulsed current drawn by the AAT2500. Low ESR/ESL X7R and X5R ceramic capacitors are ideal for this function. To minimize stray inductance, the capacitor should be placed as closely as possible to the IC. This keeps the high frequency content of the input current localized, minimizing EMI and input voltage ripple.

The proper placement of the input capacitor (C2) can be seen in the evaluation board layout in Figure 3.

A laboratory test set-up typically consists of two long wires running from the bench power supply to the evaluation board input voltage pins. The inductance of these wires, along with the low-ESR ceramic input capacitor, can create a high Q network that may affect converter performance. This problem often becomes apparent in the form of excessive ringing in the output voltage during load transients. Errors in the loop phase and gain measurements can also result.

Since the inductance of a short PCB trace feeding the input voltage is significantly lower than the power leads from the bench power supply, most applications do not exhibit this problem.

16

**Figure 3: AAT2500 Evaluation Board Top Side.**

Figure 4: AAT2500 Evaluation Board Bottom Side.

In applications where the input power source lead inductance cannot be reduced to a level that does not affect the converter performance, a high ESR tantalum or aluminum electrolytic should be placed in parallel with the low ESR, ESL bypass ceramic. This dampens the high Q network and stabilizes the system.

Output Capacitor

The output capacitor limits the output ripple and provides holdup during large load transitions. A 4.7µF to 10µF X5R or X7R ceramic capacitor typically provides sufficient bulk capacitance to stabilize the output during large load transitions and has the ESR and ESL characteristics necessary for low output ripple.

The output voltage droop due to a load transient is dominated by the capacitance of the ceramic output capacitor. During a step increase in load current, the ceramic output capacitor alone supplies the load current until the loop responds. Within two or three switching cycles, the loop responds and the inductor current increases to match the load current demand. The relationship of the output voltage droop during the three switching cycles to the output capacitance can be estimated by:

$$C_{OUT} = \frac{3 \cdot \Delta I_{LOAD}}{V_{DROOP} \cdot F_S}$$

Once the average inductor current increases to the DC load level, the output voltage recovers. The above equation establishes a limit on the minimum value for the output capacitor with respect to load transients.

The internal voltage loop compensation also limits the minimum output capacitor value to 4.7µF. This is due to its effect on the loop crossover frequency (bandwidth), phase margin, and gain margin. Increased output capacitance will reduce the crossover frequency with greater phase margin.

The maximum output capacitor RMS ripple current is given by:

$$I_{RMS(MAX)} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{V_{OUT} \cdot (V_{IN(MAX)} - V_{OUT})}{L \cdot F \cdot V_{IN(MAX)}}$$

Dissipation due to the RMS current in the ceramic output capacitor ESR is typically minimal, resulting in less than a few degrees rise in hot-spot temperature.

Adjustable Output Resistor Selection

For applications requiring an adjustable output voltage, the 0.6V version can be externally programmed. Resistors R1 and R2 of Figure 5 program the output to regulate at a voltage higher than 0.6V. To limit the bias current required for the external feedback resistor string while maintaining good noise immunity, the minimum suggested value for

Thermal Calculations

There are three types of losses associated with the AAT2500 step-down converter: switching losses, conduction losses, and quiescent current losses. Conduction losses are associated with the $R_{DS(ON)}$ characteristics of the power output switching devices. Switching losses are dominated by the gate charge of the power output switching devices. At full load, assuming continuous conduction mode (CCM), a simplified form of the step-down converter and LDO losses is given by:

$$P_{TOTAL} = \frac{I_{OBUCK}^2 \cdot (R_{DSON(HS)} \cdot V_{OBUCK} + R_{DSON(LS)} \cdot [V_{IN} - V_{OBUCK}])}{V_{IN}}$$

$$+ (t_{sw} \cdot F \cdot I_{OBUCK} + I_{QBUCK} + I_{QLDO}) \cdot V_{IN} + I_{OLDO} \cdot (V_{IN} - V_{OLDO})$$

I_{QBUCK} is the step-down converter quiescent current and I_{QLDO} is the LDO quiescent current. The term t_{sw} is used to estimate the full load step-down converter switching losses.

For the condition where the buck converter is in dropout at 100% duty cycle, the total device dissipation reduces to:

$$P_{TOTAL} = I_{OBUCK}^2 \cdot R_{DSON(HS)} + I_{OLDO} \cdot (V_{IN} - V_{OLDO})$$

$$+ (I_{QBUCK} + I_{QLDO}) \cdot V_{IN}$$

Since $R_{DS(ON)}$, quiescent current, and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range.

Given the total losses, the maximum junction temperature can be derived from the θ_{JA} for the TDFN33-12 package which is 50°C/W.

$$T_{J(MAX)} = P_{TOTAL} \cdot \Theta_{JA} + T_{AMB}$$

PCB Layout

The following guidelines should be used to ensure a proper layout.

1. The input capacitor C2 should connect as closely as possible to VP and PGND, as shown in Figure 4.
2. The output capacitor and inductor should be connected as closely as possible. The connection of the inductor to the LX pin should also be as short as possible.
3. The feedback trace should be separate from any power trace and connect as closely as possible to the load point. Sensing along a high-current load trace will degrade DC load regulation. If external feedback resistors are used, they should be placed as closely as possible to the FB pin. This prevents noise from being coupled into the high impedance feedback node.
4. The resistance of the trace from the load return to GND should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.
5. For good thermal coupling, PCB vias are required from the pad for the TDFN paddle to the ground plane. The via diameter should be 0.3mm to 0.33mm and positioned on a 1.2mm grid.
6. LDO bypass capacitor (C5) should be connected directly between pins 7 (BYP) and 8 (GND)

Step-Down Converter Design Example

Specifications

V_{OBUCK} = 1.8V @ 400mA (adjustable using 0.6V version), Pulsed Load ΔI_{LOAD} = 300mA

V_{OLDO} = 3.3V @ 300mA

V_{IN} = 2.7V to 4.2V (3.6V nominal)

F_S = 1.0MHz

T_{AMB} = 85°C

1.8V Buck Output Inductor

$$L1 = 3\frac{\mu sec}{A} \cdot V_{O2} = 3\frac{\mu sec}{A} \cdot 1.8V = 5.4\mu H \quad \text{(see Table 1)}$$

For Sumida inductor CDRH3D16, 4.7µH, DCR = 105mΩ.

$$\Delta I_{L1} = \frac{V_{OBUCK}}{L1 \cdot F} \cdot \left(1 - \frac{V_{OBUCK}}{V_{IN}}\right) = \frac{1.8V}{4.7\mu H \cdot 1.0MHz} \cdot \left(1 - \frac{1.8V}{4.2V}\right) = 218mA$$

$$I_{PKL1} = I_{OBUCK} + \frac{\Delta I_{L1}}{2} = 0.4A + 0.11A = 0.51A$$

$$P_{L1} = I_{OBUCK}^2 \cdot DCR = 0.4A^2 \cdot 105m\Omega = 17mW$$

1.8V Output Capacitor

V_{DROOP} = 0.2V

$$C_{OUT} = \frac{3 \cdot \Delta I_{LOAD}}{V_{DROOP} \cdot F_S} = \frac{3 \cdot 0.3A}{0.2V \cdot 1MHz} = 4.5\mu F$$

$$I_{RMS} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{(V_{OBUCK}) \cdot (V_{IN(MAX)} - V_{OBUCK})}{L1 \cdot F \cdot V_{IN(MAX)}} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{1.8V \cdot (4.2V - 1.8V)}{4.7\mu H \cdot 1.0MHz \cdot 4.2V} = 63mArms$$

$$P_{esr} = esr \cdot I_{RMS}^2 = 5m\Omega \cdot (63mA)^2 = 20\mu W$$

Input Capacitor

Input Ripple V_{PP} = 25mV

$$C_{IN} = \cfrac{1}{\left(\cfrac{V_{PP}}{I_{OBUCK}} - ESR\right) \cdot 4 \cdot F_S} = \cfrac{1}{\left(\cfrac{25mV}{0.4A} - 5m\Omega\right) \cdot 4 \cdot 1MHz} = 4.75\mu F$$

$$I_{RMS} = \frac{I_{OBUCK}}{2} = 0.2Arms$$

$$P = esr \cdot I_{RMS}^2 = 5m\Omega \cdot (0.2A)^2 = 0.2mW$$

AAT2500 Losses

$$P_{TOTAL} = \frac{I_{OBUCK}^2 \cdot (R_{DSON(HS)} \cdot V_{OBUCK} + R_{DSON(LS)} \cdot [V_{IN} - V_{OBUCK}])}{V_{IN}}$$

$$+ (t_{sw} \cdot F \cdot I_{OBUCK} + I_{QBUCK} + I_{QLDO}) \cdot V_{IN} + (V_{IN} - V_{LDO}) \cdot I_{LDO}$$

$$= \frac{0.4^2 \cdot (0.725\Omega \cdot 1.8V + 0.7\Omega \cdot [4.2V - 1.8V])}{4.2V}$$

$$+ (5ns \cdot 1.0MHz \cdot 0.4A + 50\mu A + 125\mu A) \cdot 4.2V + (4.2V - 3.3V) \cdot 0.3A = 392mW$$

$$T_{J(MAX)} = T_{AMB} + \Theta_{JA} \bullet P_{LOSS} = 85°C + (50°C/W) \bullet 392mW = 105°C$$

V_{OUT} (V)	R1 (kΩ)	R1 (kΩ)	L1 (µH)
Adjustable Version (0.6V device)	R2 = 59kΩ	R2 = 221kΩ[1]	
0.8	19.6	75.0	4.7
0.9	29.4	113	4.7
1.0	39.2	150	4.7
1.1	49.9	187	4.7
1.2	59.0	221	4.7
1.3	68.1	261	4.7
1.4	78.7	301	4.7
1.5	88.7	332	4.7
1.8	118	442	4.7
1.85	124	464	4.7
2.0	137	523	4.7 or 6.8
2.5	187	715	10
V_{OUT} (V)	**R1 (kΩ)**		**L1 (µH)**
Fixed Version	**R2 Not Used**		
0.6-3.3V	0		4.7

Table 3: Evaluation Board Component Values.

Manufacturer	Part Number	Inductance (µH)	Max DC Current (A)	DCR (Ω)	Size (mm) LxWxH	Type
Sumida	CDRH3D16-4R7	4.7	0.90	0.11	3.8x3.8x1.8	Shielded
Sumida	CDRH3D16-100	10	0.55	0.21	3.8x3.8x1.8	Shielded
MuRata	LQH32CN4R7M23	4.7	0.45	0.20	2.5x3.2x2.0	Non-Shielded
MuRata	LQH32CN4R7M33	4.7	0.65	0.15	2.5x3.2x2.0	Non-Shielded
MuRata	LQH32CN4R7M53	4.7	0.65	0.15	2.5x3.2x1.55	Non-Shielded
Coilcraft	LPO6610-472	4.7	1.10	0.20	5.5x6.6x1.0	1mm
Coilcraft	LPO3310-472	4.7	0.80	0.27	3.3x3.3x1.0	1mm
Coiltronics	SDRC10-4R7	4.7	1.53	0.117	4.5x3.6x1.0	1mm Shielded
Coiltronics	SDR10-4R7	4.7	1.30	0.122	5.7x4.4x1.0	1mm Shielded
Coiltronics	SD3118-4R7	4.7	0.98	0.122	3.1x3.1x1.85	Shielded
Coiltronics	SD18-4R7	4.7	1.77	0.082	5.2x5.2x1.8	Shielded

Table 4: Typical Surface Mount Inductors.

---

1. For reduced quiescent current R2 = 221kΩ.

Manufacturer	Part Number	Value	Voltage	Temp. Co.	Case
MuRata	GRM21BR61A475KA73L	4.7µF	10V	X5R	0805
MuRata	GRM18BR60J475KE19D	4.7µF	6.3V	X5R	0603
MuRata	GRM21BR60J106KE19	10µF	6.3V	X5R	0805
MuRata	GRM21BR60J226ME39	22µF	6.3V	X5R	0805

Table 5: Surface Mount Capacitors.

Ordering Information

Package	Voltage Buck Converter	Voltage LDO	Marking[1]	Part Number (Tape and Reel)[2]
TDFN33-12	Adj - 0.6V	3.3V	NZXYY	**AAT2500IWP-AW-T1**
TDFN33-12	Adj - 0.6V	3.0V	NYXYY	**AAT2500IWP-AT-T1**
TDFN33-12	Adj - 0.6V	2.8V	OAXYY	**AAT2500IWP-AQ-T1**
TDFN33-12	Adj - 0.6V	2.7V	ORXYY	**AAT2500IWP-AP-T1**
TDFN33-12	Adj - 0.6V	2.5V	OOXYY	**AAT2500IWP-AN-T1**
TDFN33-12	Adj - 0.6V	1.8V	ONXYY	**AAT2500IWP-AI-T1**
TDFN33-12	Adj - 0.6V	1.5V	OMXYY	**AAT2500IWP-AG-T1**
TDFN33-12	1.2V	3.0V	OWXYY	**AAT2500IWP-ET-T1**
TDFN33-12	1.8V	2.7V	PFXYY	**AAT2500IWP-IP-T1**

Pb-free

All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/pbfree.

Legend	
Voltage	**Code**
Adjustable (0.6V)	A
1.2	E
1.5	G
1.8	I
1.9	Y
2.5	N
2.6	O
2.7	P
2.8	Q
2.85	R
2.9	S
3.0	T
3.3	W

1. XYY = assembly and date code.
2. Sample stock is generally held on part numbers listed in **BOLD**.

Package Information

TDFN33-12

Index Area
(D/2 x E/2)

3.00 ± 0.05

3.00 ± 0.05

Detail "A"

Top View

Detail "B"

2.40 ± 0.05

1.70 ± 0.05

Bottom View

7.5° ± 7.5°

$0.8^{+0.05}_{-0.20}$

0.229 ± 0.051

0.05 ± 0.05

Side View

Option A:
C0.30 (4x) max
Chamfered corner

Option B:
R0.30 (4x) max
Round corner

Detail "A"

0.3 ± 0.10 0.16 0.375 ± 0.125

0.075 ± 0.075

0.1 REF

Pin 1 Indicator
(optional)

0.45 ± 0.05

0.23 ± 0.05

Detail "B"

Advanced Analogic Technologies, Inc.
830 E. Arques Avenue, Sunnyvale, CA 94085
Phone (408) 737-4600
Fax (408) 737-4611