

### **Features**

- Cypress PREMIS<sup>™</sup> family offering
- Generates an EMI optimized clocking signal at the output
- Selectable input to output frequency
- Single 1.25% or 3.75% down or center spread output
- Integrated loop filter components
- Operates with a 3.3V or 5V supply
- Low power CMOS design
- Available in 8-pin SOIC (Small Outline Integrated Circuit) or 14-pin TSSOP (Thin Shrink Small Outline Package select options only)

### **Key Specifications**

Supply Voltages:	$V_{DD} = 3.3V \pm 5\%$ or $V_{DD} = 5V \pm 10\%$
Frequency Range:	28 MHz ≤ F <sub>in</sub> ≤ 75 MHz
Crystal Reference Range	$\therefore$ 28 MHz $\leq$ F <sub>in</sub> $\leq$ 40 MHz
Cycle to Cycle Jitter:	300 ps (max.)
Selectable Spread Percentage:	1.25% or 3.75%
Output Duty Cycle:	40/60% (worst case)
Output Rise and Fall Time:	5 ns (max.)


# Peak Reducing EMI Solution

### **Table 1. Modulation Width Selection**

SS%	W181-01, 02, 03 Output	W181-51, 52, 53 Output
0	F <sub>in</sub> ≥F <sub>out</sub> ≥F <sub>in</sub> – 1.25%	$F_{in} + 0.625\% \ge F_{in} \ge -0.625\%$
1	F <sub>in</sub> ≥F <sub>out</sub> ≥F <sub>in</sub> – 3.75%	F <sub>in</sub> + 1.875% ≥ F <sub>in</sub> ≥ −1.875%

### Table 2. Frequency Range Selection

			W181 Option#	
FS2	FS1	-01, 51 (MHz)	-02, 52 (MHz)	-03, 53 (MHz)
0	0	$28 \!\leq\! F_{IN} \!\leq\! 38$	$28 \!\leq\! F_{IN} \!\leq\! 38$	N/A
0	1	$38 \!\leq\! F_{IN} \!\leq\! 48$	$38 \leq F_{IN} \leq 48$	N/A
1	0	$46 \!\leq\! F_{IN} \!\leq\! 60$	N/A	$46 \le F_{IN} \le 60$
1	1	$58 \le F_{IN} \le 75$	N/A	$58 \leq F_{IN} \leq 75$



PREMIS is a trademark of Cypress Semiconductor Corporation.

**Cypress Semiconductor Corporation** Document #: 38-07152 Rev. \*A 3901 North First Street •

San Jose

CA 95134 • 408-943-2600 Revised September 25, 2001



# **Pin Definitions**

Pin Name	Pin No. (SOIC)	Pin No. (TSSOP)(-01)	Pin Type	Pin Description
CLKOUT	5	8	0	<b>Output Modulated Frequency:</b> Frequency modulated copy of the unmodulated input clock (SSON# asserted).
CLKIN or X1	1	2	I	<b>Crystal Connection or External Reference Frequency In-</b> <b>put:</b> This pin has dual functions. It may either be connected to an external crystal, or to an external reference clock.
NC or X2	2	3	I	<i>Crystal Connection:</i> If using an external reference, this pin must be left unconnected.
SSON#	8(02/03/52/ 53)		I	<b>Spread Spectrum Control (Active LOW):</b> Asserting this signal (active LOW) turns the internal modulation waveform on. This pin has an internal pull-down resistor.
FS1:2	7, 8 (01/51)	12, 1	I	<i>Frequency Selection Bit(s) 1 and 2:</i> These pins select the frequency range of operation. Refer to <i>Table 2</i> . These pins have internal pull-up resistors.
SS%	4	6	I	<b>Modulation Width Selection:</b> When Spread Spectrum feature is turned on, this pin is used to select the amount of variation and peak EMI reduction that is desired on the output signal. This pin has an internal pull-up resistor.
VDD	6	10	Р	<i>Power Connection:</i> Connected to 3.3V or 5V power supply.
GND	3	4	G	<i>Ground Connection:</i> Connect all ground pins to the common system ground plane.
NC		5, 7, 9, 11, 13, 14	NC	No Connection.



## Overview

The W181 products are one series of devices in the Cypress PREMIS family. The PREMIS family incorporates the latest advances in PLL spread spectrum frequency synthesizer techniques. By frequency modulating the output with a lowfrequency carrier, peak EMI is greatly reduced. Use of this technology allows systems to pass increasingly difficult EMI testing without resorting to costly shielding or redesign.

In a system, not only is EMI reduced in the various clock lines, but also in all signals which are synchronized to the clock. Therefore, the benefits of using this technology increase with the number of address and data lines in the system. The Simplified Block Diagram on page 1 shows a simple implementation.

## **Functional Description**

The W181 uses a Phase-Locked Loop (PLL) to frequency modulate an input clock. The result is an output clock whose frequency is slowly swept over a narrow band near the input signal. The basic circuit topology is shown in *Figure 1*. The input reference signal is divided by Q and fed to the phase detector. A signal from the VCO is divided by P and fed back to the phase detector also. The PLL will force the frequency of the VCO output signal to change until the divided output signal and the divided reference signal match at the phase detector input. The output frequency is then equal to the ratio of P/Q times the reference frequency. (Note: For the W181 the output frequency is equal to the input frequency.) The unique feature of the Spread Spectrum Frequency Timing Generator is that a modulating waveform is superimposed at the input to the VCO. This causes the VCO output to be slowly swept across a predetermined frequency band.

Because the modulating frequency is typically 1000 times slower than the fundamental clock, the spread spectrum process has little impact on system performance.

### **Frequency Selection With SSFTG**

In Spread Spectrum Frequency Timing Generation, EMI reduction depends on the shape, modulation percentage, and frequency of the modulating waveform. While the shape and frequency of the modulating waveform are fixed for a given frequency, the modulation percentage may be varied.

Using frequency select bits (FS1:2 pins), the frequency range can be set. Spreading percentage is set to be 1.25% or 3.75% (see *Table 1*).

A larger spreading percentage improves EMI reduction. However, large spread percentages may either exceed system maximum frequency ratings or lower the average frequency to a point where performance is affected. For these reasons, spreading percentages between 0.5% and 2.5% are most common.




Figure 1. Functional Block Diagram



Where *P* is the percentage of deviation and *F* is the frequency

The output clock is modulated with a waveform depicted in

Figure 3. This waveform, as discussed in "Spread Spectrum

Clock Generation for the Reduction of Radiated Emissions" by

Bush, Fessler, and Hardin produces the maximum reduction

in the amplitude of radiated electromagnetic emissions. Figure

3 details the Cypress spreading pattern. Cypress does offer options with more spread and greater EMI reduction. Contact


your local Sales representative for details on these devices.

in MHz where the reduction is measured.

### Spread Spectrum Frequency Timing Generation


The device generates a clock that is frequency modulated in order to increase the bandwidth that it occupies. By increasing the bandwidth of the fundamental and its harmonics, the amplitudes of the radiated electromagnetic emissions are reduced. This effect is depicted in *Figure 2*.

As shown in *Figure 2*, a harmonic of a modulated clock has a much lower amplitude than that of an unmodulated signal. The reduction in amplitude is dependent on the harmonic number and the frequency deviation or spread. The equation for the reduction is:



 $dB = 6.5 + 9*\log_{10}(P) + 9*\log_{10}(F)$ 

Figure 2. Clock Harmonic with and without SSCG Modulation Frequency Domain Representation



**Figure 3. Typical Modulation Profile** 



# Absolute Maximum Ratings<sup>[1]</sup>

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
V <sub>DD</sub> , V <sub>IN</sub>	Voltage on any pin with respect to GND	-0.5 to +7.0	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Operating Temperature	0 to +70	°C
Τ <sub>B</sub>	Ambient Temperature under Bias	-55 to +125	°C
P <sub>D</sub>	Power Dissipation	0.5	W

# DC Electrical Characteristics: $0^{\circ}C < T_A < 70^{\circ}C$ , $V_{DD} = 3.3V \pm 5\%$

Parameter	Description	Test Condition	Min.	Тур.	Max.	Unit
I <sub>DD</sub>	Supply Current			18	32	mA
t <sub>ON</sub>	Power-Up Time	First locked clock cycle after Power Good			5	ms
V <sub>IL</sub>	Input Low Voltage				0.8	V
V <sub>IH</sub>	Input High Voltage		2.4			V
V <sub>OL</sub>	Output Low Voltage				0.4	V
V <sub>OH</sub>	Output High Voltage		2.4			V
IIL	Input Low Current	Note 2			-100	μA
I <sub>IH</sub>	Input High Current	Note 2			10	μA
I <sub>OL</sub>	Output Low Current	@ 0.4V, V <sub>DD</sub> = 3.3V		15		mA
I <sub>OH</sub>	Output High Current	@ 2.4V, V <sub>DD</sub> = 3.3V		15		mA
Cl	Input Capacitance	All pins except CLKIN			7	pF
Cl	Input Capacitance	CLKIN pin only		6	10	pF
R <sub>P</sub>	Input Pull-Up Resistor			500		kΩ
Z <sub>OUT</sub>	Clock Output Impedance			25		Ω

Note:

Single Power Supply: The voltage on any input or I/O pin cannot exceed the power pin during power-up.
 Inputs FS1:2 have a pull-up resistor; Input SSON# has a pull-down resistor.



Parameter	Description	Test Condition	Min.	Тур.	Max.	Unit
I <sub>DD</sub>	Supply Current			30	50	mA
t <sub>ON</sub>	Power-Up Time	First locked clock cycle after Power Good			5	ms
V <sub>IL</sub>	Input Low Voltage				0.15V <sub>DD</sub>	V
V <sub>IH</sub>	Input High Voltage		0.7V <sub>DD</sub>			V
V <sub>OL</sub>	Output Low Voltage				0.4	V
V <sub>OH</sub>	Output High Voltage		2.4			V
IIL	Input Low Current	Note 2			-100	μΑ
I <sub>IH</sub>	Input High Current	Note 2			10	μΑ
I <sub>OL</sub>	Output Low Current	@ 0.4V, V <sub>DD</sub> = 5V		24		mA
I <sub>ОН</sub>	Output High Current	@ 2.4V, V <sub>DD</sub> = 5V		24		mA
Cl	Input Capacitance	All pins except CLKIN			7	pF
Cl	Input Capacitance	CLKIN pin only		6	10	pF
R <sub>P</sub>	Input Pull-Up Resistor			500		kΩ
Z <sub>OUT</sub>	Clock Output Impedance			25		Ω

# DC Electrical Characteristics: 0°C < $T_A < 70^\circ C, \ V_{DD} = 5V \pm 10\%$

# AC Electrical Characteristics: $T_A = 0^{\circ}C$ to +70°C, $V_{DD} = 3.3V \pm 5\%$ or 5V±10%

Parameter	Description	Description Test Condition Mi		Тур.	Max.	Unit
f <sub>IN</sub>	Input Frequency	Input Clock	28		75	MHz
f <sub>OUT</sub>	Output Frequency	Spread Off	28		75	MHz
t <sub>R</sub>	Output Rise Time	V <sub>DD</sub> , 15-pF load 0.8V–2.4V		2	5	ns
t <sub>F</sub>	Output Fall Time	V <sub>DD</sub> , 15-pF load 2.4V–0.8V		2	5	ns
t <sub>OD</sub>	Output Duty Cycle	15-pF load	40		60	%
t <sub>ID</sub>	Input Duty Cycle		40		60	%
t <sub>JCYC</sub>	Jitter, Cycle-to-Cycle			250	300	ps
	Harmonic Reduction	f <sub>out</sub> = 40 MHz, third harmonic measured, reference board, 15-pF load	8			dB



# **Application Information**

### **Recommended Circuit Configuration**

For optimum performance in system applications the power supply decoupling scheme shown in *Figure 4* should be used.

 $V_{DD}$  decoupling is important to both reduce phase jitter and EMI radiation. The 0.1- $\mu F$  decoupling capacitor should be placed as close to the  $V_{DD}$  pin as possible, otherwise the in-

creased trace inductance will negate its decoupling capability. The 10- $\mu$ F decoupling capacitor shown should be a tantalum type. For further EMI protection, the V<sub>DD</sub> connection can be made via a ferrite bead, as shown.

### **Recommended Board Layout**

Figure 5 shows a recommended 2-layer board layout.





Figure 4. Recommended Circuit Configuration







### **Ordering Information**

Ordering Code	Freq. Mask Code	Package Name	Package Type
W181	01, 02, 03 51, 52, 53	G	8-pin Plastic SOIC (150-mil)
W181	01	Х	14-pin Plastic TSSOP




# Package Diagram











SIDE VIEW





#### NOTES:

- DIE THICKNESS ALLOWABLE IS 0.279±0.0127 (.0110±.0005 INCHES) DIMENSIONING & TOLERANCES PER ANSI.Y14.5M-1982. "T" IS A REFERENCE DATUM.
- <u>A</u>
- A
- Â
- A
- \"T" IS A REFERENCE DATUM.
  \"D" & "T" AS REFERENCE DATUMS AND DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS, AND ARE MEASURED AT THE PARTING LINE, MOLD FLASH OR MEASURED AT THE PARTING LINE, MOLD FLASH OR SUBJECT OF THE LINE TO TERMINAL FOR SOLDERNO TO A SUBSTRATE.
  TORMUSION STICLES AND AND REFERENCE ONLY.
  FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 0750m AT SEATING PLANE.
  THELEAD WOTH O MENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MINTHER WITHIN 0750m AT SEATING CAMPACT TAMAXIMA MATERIAL CONDITION. DAMBAR CANNOT BE LEAD WOTH O MENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MINTHE ED THE LEAD WOTH DIMENSION TAMAXIMA MATERIAL CONDITION. DAMBAR CANNOT BE LEAD WOTH O DEFORMING AT AD ALCENT LEAD TO BE 0.14mm SED DETAILS BY AND C".
  DETAIL "C" TO BE DETERMINED AT 101 TO 0.25 MM FROM THE LEAD TP CONTROLLING DIMENSION MILLIMETERS.
  THIS PART IS COMPLIANT WITH JEDEC SPECIFICATION MO-153. VARIATIONS AA, AB, AC, AD AND AE. ß.
- A
- 10. 11.



DETAIL "C'

DETAIL "B" (SCALE: 30/1) DAMBAR PROTRUSION

### THIS TABLE IN MILLIMETERS

S	COMMON				NOTE		4		6				
B	DI	DIMENSIONS		DIMENSIONS		DIMENSIO		N <sub>OT</sub>	VARI-		D		N
° L	MIN.	NOM.	MAX.	ТЕ	ATIONS	MIN.	NOM.	MAX.					
Α			1.10		AA	2.90	3.00	3.10	8				
A <sub>1</sub>	0.05	0.10	0.15		AB	4.90	5.00	5.10	14				
A <sub>2</sub>	0.85	0.90	0.95		AC	4.90	5.00	5.10	16				
b	0.19	-	0.30	8	AD	6.40	6.50	6.60	20				
b1	0.19	0.22	0.25		AE	7.70	7.80	7.90	24				
С	0.090	-	0.20		AF	9.60	9.70	9.80	28				
c1	0.090	0.127	0.135										
D	SEE	VARIATION	IS	4									
E	4.30	4.40	4.50	4									
е		0.65 BSC											
н	6.25	6.40	6.50										
L	0.50	0.60	0.70	5									
N	SEE VARIATIONS		6										
ŭ	0°	4°	8°										


#### THIS TABLE IN INCHES

S Y		COMMON		COMMON			NOTE		4		6
B	DI	MENSIO	NS	No	VARI-		D		N		
e e	MIN.	NOM.	MAX.	Τ <sub>E</sub>	ATIONS	MIN.	NOM.	MAX.			
A			.0433		AA	.114	.118	.122	8		
A <sub>1</sub>	.002	.004	.006		AB	.193	.197	.201	14		
A2	.0335	.0354	.0374		AC	.193	.197	.201	16		
b	.0075	-	.0118	8	AD	.252	.256	.260	20		
b1	.0075	.0087	.0098		AE	.303	.307	.311	24		
С	.0035	-	.0079		AF	.378	.382	.386	28		
c1	.0035	.0050	.0053								
D	SEE	VARIATION	is	4							
E	.169	.173	.177	4							
е		0256 BSC									
н	.246	.252	.256								
L	.020	.024	.028	5							
Ŋ	SEE	VARIATION	IS	6							
œ	0°	4°	8°								

\*VARIATION AF IS DESIGNED BUT NOT TOOLED\*



# Package Diagram (continued)



# 8-Pin Small Outline Integrated Circuit (SOIC, 150 mils)

Document #: 38-07152 Rev. \*A


© Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. Downloaded from Elcodis.com electronic components distributor

0°

2.36

Х 2.16 8°

2.54



Document Title: W181 Peak Reducing EMI Solution Document Number: 38-07152								
REV.	ECN NO.	NO. Issue Orig. of Change		Description of Change				
**	110262	12/15/01	SZV	Change from Spec number: 38-00790 to 38-07152				
*A	122687	12/27/02	RBI	Added power up requirements to maximum ratings information.				