# 2-WIRE CMOS SERIAL E<sup>2</sup>PROM

# S-24C01B/02B/04B

The S-24C01B/02B/04B is a 2-wired, low power and wide range operation 1k bit, 2k bit, 4k bit E<sup>2</sup>PROM organized as 128 words  $\times$  8 bits, 256 words  $\times$  8 bits, and 512 words  $\times$  8 bits in each.

Page write and sequential read are available.

#### ■ Features

• Low power consumption Standby : 1.0 μA Max. (V<sub>CC</sub>=5.5 V)

Oprating: 0.8 mA Max. (V<sub>CC</sub>=5.5 V)

0.3 mA Max. (Vcc=3.3 V)

• Wide operating voltage range : 2.0 to 5.5

• Page write : 8 bytes / page (S-24C01B/02B)

16 bytes / page (S-24C04B)

Sequential read

• Operating Frequency: 400 kHz (V<sub>CC</sub>=5 V±10 %)

• Endurance : 10<sup>6</sup> cycles/word

• Data retention : 10 years

 Write protection S-24C01B: 100%

S-24C02B/04B: 50%

• S-24C01B: 1k bit • S-24C02B: 2k bit • S-24C04B: 4k bit

### ■ Package

Daakaga nama		Drawing code								
Package name	Package	Tape	Reel							
8-Pin DIP	DP008-A	_	_							
	DP008-C	_	_							
	DP008-E	_	_							
8-Pin SOP(JEDEC)	FJ008-A	FJ008-D	FJ008-D							
	FJ008-A	FJ008-E	FJ008-E							
8-Pin MSOP	FN008-A	FN008-A	FN008-A							

Remark For details, please refer to "Product Code Structure".

Caution This product is intended to use in general electronic devices such as consumer electronics, office equipment, and communications devices. Before using the product in medical equipment or automobile equipment including car audio, keyless entry and engine control unit, contact to SII is indispensable.

## ■ Pin Assignment

8-Pin DIP Top view




Figure 1

S-24C01BDP S-24C02BDP S-24C04BDP

Table 1

Pin Number	Pin Name	Function					
1	NC	No Connection*1					
2	NC	No Connection*1					
3	NC	No Connection*1					
4	GND	Ground					
5	SDA	Serial data input/output					
6	SCL	Serial clock input					
7	WP	Write Protection pin Connected to Vcc: Protection valid Connected to GND: Protection invalid					
8	VCC	Power supply					

\*1. Connect to GND or Vcc.

**Remark** See Dimensions for details of the package drawings.

8-Pin SOP(JEDEC) Top view




Figure 2

S-24C01BFJ S-24C02BFJ S-24C04BFJ

Table 2

Pin Number	Pin Name	Function
1	NC	No Connection*1
2	NC	No Connection*1
3	NC	No Connection*1
4	GND	Ground
5	SDA	Serial data input/output
6	SCL	Serial clock input
7	WP	Write Protection pin Connected to Vcc: Protection valid Connected to GND: Protection invalid
8	VCC	Power supply

\*1. Connect to GND or Vcc.

Remark See Dimensions for details of the package drawings.

8-Pin MSOP Top view




Figure 3

S-24C01BMFN S-24C02BMFN S-24C04BMFN

Table 3

		1 0.010 0					
Pin Number	Name	Function					
8	NC	No Connection*1					
7	NC	No Connection*1					
6	NC	No Connection*1					
5	GND	Ground					
4	SDA	Serial data input/output					
3	SCL	Serial clock input					
2	WP	Write Protection pin Connected to Vcc: Protection valid Connected to GND: Protection invalid					
1	VCC	Power supply					

<sup>\*1.</sup> Connect to GND or Vcc.

Remark See Dimensions for details of the package drawings.

## ■ Block Diagram




Figure 4

## ■ Absolute Maximum Ratings

Table 4

Parameter	Symbol	Ratings	Unit
Power supply voltage	$V_{CC}$	-0.3 to +7.0	V
Input voltage	$V_{IN}$	$-0.3$ to $V_{\rm CC}$ +0.3	
Output voltage	V <sub>OUT</sub>	$-0.3$ to $V_{CC}$	
Storage temperature	T <sub>stg</sub>	-65 to +150	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any condition.

## Recommended Operating Conditions

Table 5

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Power supply voltage	$V_{CC}$	ı	2.0	_	5.5	
High level input voltage	V <sub>IH</sub>	$V_{CC}$ =2.5 to 5.5 V	$0.7 \times V_{CC}$	-	$V_{CC}$	
	V IH	$V_{CC}$ =2.0 to 2.5 V	$0.8 \times V_{CC}$	-	$V_{CC}$	V
Low level input voltage	V <sub>IL</sub>	$V_{CC}$ =2.5 to 5.5 V	0.0	_	$0.3 \times V_{CC}$	
	V IL	$V_{CC}$ =2.0 to 2.5 V	0.0	-	$0.2 \times V_{CC}$	
Operating temperature	T <sub>opr</sub>	ı	-40	-	+85	°C

# ■ Pin Capacitance

Table 6

(Ta=25 °C, f=1.0 MHz, Vcc=5 V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0 V (SCL, WP)	_	_	10	pF
Input/output capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0 V (SDA)	-	-	10	pF

### **■** Endurance

Table 7

Parameter	Symbol	Operating temperatrue	Min.	Тур.	Max.	Unit
Endurance	$N_W$	−40 to +85 °C	10 <sup>6</sup>	_	-	cycles/word

# ■ DC Electrical Characteristics

## Table 8

Parameter	Symbol	Conditions	Vcc=	4.5 to 5	.5 V	V <sub>CC</sub>	=2.5 to	4.5 V	V <sub>C</sub>	<sub>C</sub> =2.0 to 2	2.5 V	Unit
Farameter 5	Symbol Conditions		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Offic
Current consumption (READ)	I <sub>CC1</sub>	-	ı	_	0.8	ı	_	0.3	_	ı	0.2	mA
Current consumption (PROGRAM)	I <sub>CC2</sub>	_	ı	_	4.0	ı	_	1.5	_	ı	1.5	mA

## Table 9

Parameter	Symbol	Conditions	V <sub>CC</sub> =	=4.5 to	5.5 V	V <sub>CC</sub> =	=2.5 to	4.5 V	V <sub>CC</sub> =	=2.0 to	2.5 V	Unit
1 didiffeter	Cyrribor	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Offic
Standby current consumption	I <sub>SB</sub>	V <sub>IN</sub> =V <sub>CC</sub> or GND	-	-	1.0	-	-	0.6	-	-	0.4	μΑ
Input leakage current	ILI	$V_{IN}$ =GND to $V_{CC}$	-	0.1	1.0	_	0.1	1.0	_	0.1	1.0	μΑ
Output leakage current	I <sub>LO</sub>	$V_{OUT}$ =GND to $V_{CC}$	-	0.1	1.0	-	0.1	1.0	-	0.1	1.0	μΑ
Low level output voltage	V <sub>OL</sub>	I <sub>OL</sub> =3.2 mA	_	-	0.4	_	-	0.4	_	-	_	V
	<b>V</b> OL	I <sub>OL</sub> =1.5 mA	_	_	0.3	_	_	0.3	_	I	0.5	V
Current address hold voltage	$V_{AH}$	_	1.5	_	5.5	1.5	_	4.5	1.5	_	2.5	V

### ■ AC Electrical Characteristics

**Table 10 Measurement Conditions** 

1 4510 10 1110	
Input pulse voltage	$0.1 \times V_{CC}$ to $0.9 \times V_{CC}$
Input pulse rising/falling time	20 ns
Output judgment voltage	0.5×V <sub>CC</sub>
Output load	100 pF+ Pullup resistance 1.0 kΩ




Figure 5 Output Load Circuit

Table 11

Parameter	Symbol	V <sub>CC</sub>	=4.5 to 5	.5 V	V <sub>CC</sub>	=2.0 to 4	.5 V	Unit
Parameter	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Offic
SCL clock frequency	f <sub>SCL</sub>	0	_	400	0	ı	100	kHz
SCL clock time "L"	t <sub>LOW</sub>	1.0	-	_	4.7	ı	_	μs
SCL clock time "H"	t <sub>HIGH</sub>	0.9	-	_	4.0	ı	_	μs
SDA output delay time	t <sub>AA</sub>	0.1	-	0.9	0.1	ı	3.5	μs
SDA output hold time	t <sub>DH</sub>	50	-	_	100	ı	_	ns
Start condition setup time	t <sub>SU.STA</sub>	0.6	-	_	4.7	ı	_	μs
Start condition hold time	t <sub>HD.STA</sub>	0.6	-	_	4.0	ı	_	μs
Data input setup time	t <sub>SU.DAT</sub>	100	-	_	200	ı	_	ns
Data input hold time	t <sub>HD.DAT</sub>	0	_	_	0	-	_	ns
Stop condition setup time	t <sub>su.sto</sub>	0.6	_	_	4.7	-	_	μs
SCL • SDA rising time	t <sub>R</sub>	_	_	0.3	_	-	1.0	μs
SCL • SDA falling time	t <sub>F</sub>	_	_	0.3	_	-	0.3	μs
Bus release time	t <sub>BUF</sub>	1.3	_	_	4.7	ı	_	μs
Noise suppression time	tı		_	50	_	_	100	ns




Figure 6 Bus Timing

Table 12

Item	Symbol	Min.	Тур.	Max.	Unit
Write time	t <sub>WR</sub>	_	4.0	10.0	ms




Figure 7 Write Cycle Timing

#### Pin Functions

### 1. SDA (Serial Data Input/Output) Pin

The SDA pin is used for bilateral transmission of serial data. It consists of a signal input pin and an Nch open-drain transistor output pin.

Usually pull up the SDA line via resistance to the  $V_{CC}$ , and use it with other open-drain or open-collector output devices connected in a wired OR configuration.

#### 2. SCL (Serial Clock Input) Pin

The SCL pin is used for serial clock input. It is capable of processing signals at the rising and falling edges of the SCL clock input signal. Make sure the rising time and falling time conform to the specifications.

### 3. WP Pin

The WP pin is used for write protection. When there is no need for write protection, connect the pin to the GND; when there is a need for write protection, connect the pin to the Vcc.

Remark Please refer to the Application Note "TIPS,TRICKS AND TRAPS WHEN USING THE S-24C/24CS SERIES" for equivalent circuit of each pin.

## Operation

#### 1. Start Condition

When the SCL line is "H" the SDA line changes from "H" to "L". This allows the device to go to the start condition.

All operations begin from the start condition.

### 2. Stop Condition

When the SCL line is "H" the SDA line changes from "L" to "H". This allows the device to go to the stop condition.

When the device receives the stop condition signal during a read sequence, the read operation is interrupted, and the device goes to standby mode.

When the device receives the stop condition signal during write sequence, the retrieval of write data is halted, and the  $E^2$ PROM initiates rewrite.




Figure 8 Start/Stop Condition

#### 3. Data Transmission

Changing the SDA line while the SCL line is "L" allows the data to be transmitted. A start or stop condition is recognized when the SDA line changes while the SCL line is "H".




Figure 9 Data Transmission Timing

#### 4. Acknowledgment

The unit of data transmission is 8 bits. By turning the SDA line "L" the slave device mounted on the system bus which receives the data during the 9th clock cycle outputs the acknowledgment signal verifying the data reception. When the E<sup>2</sup>PROM is rewriting, the device does not output the acknowledgment signal.




Figure 10 Acknowledge Output Timing

#### 5. Device Addressing

To perform data communications, the master device mounted on the system outputs the start condition signal to the slave device. Next, the master device outputs 7-bit length device address and a 1-bit length read/write instruction code onto the SDA bus.

Upper 4 bits of the device address are called the "Device Code", and set to "1010". Successive 3 bits are "don't care" bits.

When the comparison results match, the slave device outputs the acknowledgment signal during the 9th clock cycle.




Figure 11 Device Address

In the S-24C04B, 7th bit becomes "P0". "P0" is a page address bit and is equivalent to an additional uppermost bit of the word address. Accordingly, when P0="0", the former half area corresponding to 2 k bits (addresses from 000h to 0FFh) in the entire memory are selected; when P0="1", the latter half area corresponding to 2 k bits (addresses from 100h to 1FFh) in all areas of the memory are selected.

### 6. Write

### 6.1 Byte Write

When the E<sup>2</sup>PROM receives a 7-bit length device address and a 1-bit read/write instruction code "0", following the start condition signal, it outputs the acknowledgment signal. Next, when the E<sup>2</sup>PROM receives an 8-bit length word address, it outputs the acknowledgment signal.

After the  $E^2PROM$  receives 8-bit write data and outputs the acknowledgment signal, it receives the stop condition signal. Next, the  $E^2PROM$  at the specified memory address starts to rewrite.

When the E<sup>2</sup>PROM is rewriting, all operations are prohibited and the acknowledgment signal is not output.




Figure 12 Byte Write

#### 6.2 Page Write

Up to 8 bytes per page can be written in the S-24C01/02B.

Up to 16 bytes per page can be written in the S-24C04B.

Basic data transmission procedures are the same as those in the "Byte Write". However, when the E<sup>2</sup>PROM receives 8-bit write data which corresponds to the page size, the page can be written.

When the E<sup>2</sup>PROM receives a 7-bit length device address and a 1-bit read/write instruction code "0", following the start condition signal, it outputs the acknowledgment signal. When the E<sup>2</sup>PROM receives an 8-bit length word address, it outputs the acknowledgment signal.

After the E<sup>2</sup>PROM receives 8-bit write data and outputs the acknowledgment signal, it receives 8-bit write data corresponding to the next word address, and outputs the acknowledgment signal. The E<sup>2</sup>PROM repeats reception of 8-bit write data and output of the acknowledgment signal in succession. It is capable of receiving write data corresponding to the maximum page size.

When the E<sup>2</sup>PROM receives the stop condition signal, it starts to rewrite, corresponding to the size of the page, on which write data, starting from the specified memory address, is received.




Figure 13 Page Write

In the S-24C01/02B, the lower 3 bits of the word address are automatically incremented each when the E<sup>2</sup>PROM receives 8-bit write data.

Even if the write data exceeds 8 bytes, the upper 5 bits at the word address remain unchanged, the lower 3 bits are rolled over and overwritten.

In the S-24C04B, the lower 4 bits at the word address are automatically incremented each when the E<sup>2</sup>PROM receives 8-bit write data.

Even when the write data exceeds 16 bytes, the upper 4 bits of the word address and page address P0 remain unchanged, and the lower 4 bits are rolled over and overwritten.

### 6.3 Acknowledgment Polling

Acknowledgment polling is used to know when the rewriting of the E<sup>2</sup>PROM is finished.

After the E<sup>2</sup>PROM receives the stop condition signal and once it starts to rewrite, all operations are prohibited. Also, the E<sup>2</sup>PROM cannot respond to the signal transmitted by the master device.

Accordingly, the master device transmits the start condition signal and the device address read/write instruction code to the E<sup>2</sup>PROM (namely, the slave device) to detect the response of the slave device. This allows users to know when the rewriting of the E<sup>2</sup>PROM is finished.

That is, if the slave device does not output the acknowledgment signal, it means that the E<sup>2</sup>PROM is rewriting; when the slave device outputs the acknowledgment signal, you can know that rewriting has been completed. It is recommended to use read instruction "1" for the read/write instruction code transmitted by the master device.

#### **6.4 Write Protection**

The S-24C01B/02B/04B are capable of protecting the memory. When the WP pin is connected to  $V_{\text{CC}}$ , writing to all memory area is prohibite in the S-24C01B, writing to 50% of the latter half of memory area is prohibited in the S-24C02B/04B. (prohibited adress are 080h to 0FFh in the S-24C02B; 100h to 1FFh in the S-24C04B) Even when writing is prohibited, since the controller inside the IC is operating, the response to the signal transmitted by the master device is not available during the time of writing ( $t_{WR}$ ). When the WP pin is connected to GND, the write protection becomes invalid, and writing in all memory area becomes available. However, when there is no need for using write protection, always connect the WP pin to GND. The write protection is valid in the operating voltage range.


#### 7. Read

#### 7.1 Current Address Read

The  $E^2PROM$  is capable of storing the last accessed memory address during both writing and reading. The memory address is stored as long as the power voltage is more than the retention voltage  $V_{AH}$ . Accordingly, when the master device recognizes the position of the address pointer inside the  $E^2PROM$ , data can be read from the memory address of the current address pointer without assigning a word address. This is called "Current Address Read".

"Current Address Read" is explained for when the address counter inside the E²PROM is an "n" address. When the E²PROM receives a 7-bit length device address and a 1-bit read/write instruction code "1", following the start condition signal, it outputs the acknowledgment signal. However, in the S-24C04B, page address P0 becomes invalid, and the memory address of the current address pointer becomes valid. Next, 8-bit length data at an "n" address is output from the E²PROM, in synchronization with the SCL clock. The address counter is incremented at the falling edge of the SCL clock by which the 8th bit of data is output, and the address counter goes to address n+1.

The master device does not output the acknowledgment signal and transmits the stop condition signal to finish reading.



Remark P0 is 'don't care' in the S-24C01B/02B

Figure 14 Current Address Read

For recognition of the address pointer inside the E<sup>2</sup>PROM, take into consideration the following: The memory address counter inside the E<sup>2</sup>PROM is automatically incremented for every falling edge of the SCL clock by which the 8th bit of data is output during the time of reading. During the time of writing, upper bits of the memory address (upper 5 bits of the word address in the S-24C01B/02B; upper 4 bits of the word address and page address P0 in the S-24C04B) are left unchanged and are not incremented.

\*1. S-24C01B/02B is the upper 5 bits of the word address.
S-24C04B is the upper 4 bits of the word address and the page address P0.

#### 7.2 Random Read

Random read is a mode used when the data is read from arbitrary memory addresses.

To load a memory address into the address counter inside the E<sup>2</sup>PROM, first perform a dummy write according to the following procedures:

When the E<sup>2</sup>PROM receives a 7-bit length device address and a 1-bit read/write instruction code "0", following the start condition signal, it outputs the acknowledgment signal.


Next, the E<sup>2</sup>PROM receives an 8-bit length word address and outputs the acknowledgment signal. Last, the memory address is loaded into the address counter of the E<sup>2</sup>PROM.

the E<sup>2</sup>PROM receives the write data during byte or page writing. However, data reception is not performed during dummy write.

The memory address is loaded into the memory address counter inside the E<sup>2</sup>PROM during dummy write. After that, the master device can read the data starting from the arbitrary memory address by transmitting a new start condition signal and performing the same operation as that in the "Current Address Read".

That is, when the E<sup>2</sup>PROM receives a 7-bit length device address and a 1-bit read/write instruction code "1", following the start condition signal, it outputs the acknowledgment signal.

Next, 8-bit length data is output from the E<sup>2</sup>PROM, in synchronization with the SCL clock. The master device does not output an acknowledgment signal and transmits the stop condition signal to finish reading.



Remark1. W7 is optional in the S-24C01B.

2. P0 is "don't care" in the S-24C01B/02B.

Figure 15 Random Read

#### 7.3 Sequential Read

When the E<sup>2</sup>PROM receives a 7-bit length device address and a 1-bit read/write instruction code "1" in both current and random read operations, following the start condition signal, it outputs the acknowledgment signal.

When 8-bit length data is output from the E<sup>2</sup>PROM, in synchronization with the SCL clock, the memory address counter inside the E<sup>2</sup>PROM is automatically incremented at the falling edge of the SCL clock, by which the 8th data is output.

When the master device transmits the acknowledgment signal, the next memory address data is output. When the master device transmits the acknowledgment signal, the memory address counter inside the E<sup>2</sup>PROM is incremented and read data in succession. This is called "Sequential Read".

When the master device does not output an acknowledgement signal and transmits the stop condition signal, the read operation is finished.

Data can be read in the "Sequential Read" mode in succession. When the memory address counter reaches the last word address, it rolls over to the first memory address.




Figure 16 Sequential Read

### 8. Address Increment Timing

The address increment timing is as follows. During reading operation, the memory address counter is automatically incremented at the falling edge of the SCL clock (the 8th read data is output). During writing operation, the memory address counter is also automatically incremented at the falling edge of the SCL clock when the 8th bit write data is fetched.




Figure 17 Address Increment Timing in Reading




Figure 18 Address Increment Timing in Writing

#### Precautions

- Generally, an E<sup>2</sup>PROM may cause a malfunction by the operation in low voltage range induced by power ON/OFF. The S-24C01B/02B/04B initialize themselves by the power on clear circuit at power on. Attention should be paid to the followings so as to operate the power on clear circuit correctly, otherwise malfunction may occur.
  - 1. All input and output pins should be connected to the  $V_{\text{CC}}$  or the GND level so as not to be floating.
  - 2. Raise the power voltage up to the operation voltage from 0 V without staying at middle range.
  - 3. Raising speed of the power voltage should be faster than 40 ms/V.
  - 4. Power off interval before power on should be longer than 100 ms.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- SII claims no responsibility for any and all disputes arising out of or in connection with any infringement of the products including this IC upon patents owned by a third party.

## ■ I<sup>2</sup>C Bus License


Purchase of I<sup>2</sup>C components of Seiko Instruments Inc., conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in an I<sup>2</sup>C system, is granted provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Please note that a product or a system incorporating this IC may infringe upon the Philips I<sup>2</sup>C Patent Rights depending upon its configuration. In the event of such infringement Seiko Instruments Inc., shall not bear any responsibility for any matters with regard to and arising from such patent infringement.


#### ■ Characteristics

### 1. DC Characteristics


1.1 Current consumption (READ) I<sub>CC1</sub> – Ambient temperature Ta




1.2 Current consumption (READ) I<sub>CC1</sub> – Ambient temperature Ta




1.3 Current consumption (READ) I<sub>CC1</sub> – Ambient temperature Ta




1.4 Current consumption (READ) I<sub>CC1</sub> – Power supply voltage V<sub>CC</sub>




1.5 Current consumption (READ)  $I_{\text{CC1}}$  – Power supply voltage  $V_{\text{CC}}$ 




1.6 Current consumption (READ) I<sub>CC1</sub> – Clock frequency fscl




1.7 Current consumption (PROGRAM) I<sub>CC2</sub> – Ambient temperature Ta




1.9 Current consumption (PROGRAM) I<sub>CC2</sub> – Ambient temperature Ta




1.11 Standby current consumption I<sub>SB</sub> – Ambient temperature Ta




1.8 Current consumption (PROGRAM) I<sub>CC2</sub> – Ambient temperature Ta




1.10 Current consumption (PROGRAM)  $I_{\text{CC2}}$  - Power supply voltage  $V_{\text{CC}}$ 




1.12 Input leakage current I<sub>LI</sub> – Ambient temperature Ta




1.13 Input leakage current I<sub>LI</sub> – Ambient temperature Ta




 $\begin{array}{cc} \text{1.15} & \text{Output leakage current } I_{\text{LO}} - \\ & \text{Ambient temperature Ta} \end{array}$ 




1.17 Low level output voltage V<sub>OL</sub> – Ambient temperature Ta




 Output leakage current I<sub>LO</sub> – Ambient temperature Ta



1.16 Low level output voltage  $V_{OL}$  – Low level output current  $I_{OL}$ 




1.18 Low level output voltage V<sub>OL</sub> – Ambient temperature Ta




1.19 Low level output current I<sub>OL</sub> – Ambient temperature Ta

lo∟ (mA)


 $V_{IH}(V)$ 




1.21 High input inversion voltage VIH - Power supply voltage  $V_{\text{CC}}$ 




1.23 Low input inversion voltage VIL – Power supply voltageV<sub>CC</sub>




1.20 Low level output current I<sub>OL</sub> – Ambient temperature Ta



1.22 High input inversion voltage VIH – Ambient temperature Ta




1.24 Low input inversion voltage VIL – Ambient temperature Ta




### 2. AC Characteristics


2.1 Maximum operating frequency fmax – Power supply voltage V<sub>CC</sub>




2.3 Write time t<sub>WR</sub> – Ambient temperature Ta




 $\begin{array}{cc} \text{2.5} & \text{SDA output delay time } t_{\text{AA}} - \\ & \text{Ambient temperature Ta} \end{array}$ 




 $\begin{array}{ccc} \text{2.2} & \text{Write time $t_{WR}$-} \\ & \text{Power supply voltage $V_{CC}$} \end{array}$ 




2.4 Write time t<sub>WR</sub> – Ambient temperature Ta




2.6 SDA output delay time t<sub>AA</sub> – Ambient temperature Ta



 $\begin{array}{cc} \text{2.7} & \text{Data output delay time } t_{\text{AA}} - \\ & \text{Ambient temperature Ta} \end{array}$ 




### Product Code Structure





Product name	Package code	Taping specification	P code	Package drawing	Tape drawing	Reel drawing
		•	_	DP008-A	-	_
	DP		0	DP008-A	_	_
S-24C01B S-24C02B	_	S	DP008-E	_	_	
		-1A	DP008-C	_	_	
S-24C02B S-24C04B			ı	FJ008-A	FJ008-D	FJ008-J
FJ	-TB	S	FJ008-A	FJ008-D	FJ008-D	
		3	FJ008-A	FJ008-E	FJ008-E	
	MFN	-TB	_	FN008-A	FJ008-A	FN008-N

**NOTE** 1. Package dimensions of FJ(SOP) are same in the range of deviation.

2. Please contact an SII local representative for details.










# No. DP008-A-P-SD-1.1

TITLE	DIP8-A-PKG Dimensions		
No.	DP008-A-P-SD-1.1		
SCALE			
UNIT	mm		
	Seiko Instruments Inc.		










# No. DP008-C-P-SD-1.1

TITLE	DIP8-C-PKG Dimensions	
No.	DP008-C-P-SD-1.1	
SCALE		
UNIT	mm	
Seiko Instruments Inc.		









# No. DP008-E-P-SD-2.1


TITLE	DIP8-E-PKG Dimensions		
No.	DP008-E-P-SD-2.1		
SCALE			
UNIT	mm		
Se	Seiko Instruments Inc.		



# No. FJ008-A-P-SD-2.1


TITLE	SOP8J-A-PKG Dimensions	
No.	FJ008-A-P-SD-2.1	
SCALE		
UNIT	mm	
Coike Instruments Inc		
Seiko Instruments Inc.		






## No. FJ008-D-C-SD-1.1


TITLE	SOP8J-D-Carrier Tape	
No.	FJ008-D-C-SD-1.1	
SCALE		
UNIT	mm	
Seiko Instruments Inc.		






# No. FJ008-D-R-SD-1.1


TITLE	SOP8J-D-Reel		
No.	FJ008-D-R-SD-1.1		
SCALE		QTY.	2,000
UNIT	mm		
Seiko Instruments Inc.			



# No. FJ008-A-P-SD-2.1


TITLE	SOP8J-A-PKG Dimensions	
No.	FJ008-A-P-SD-2.1	
SCALE		
UNIT	mm	
Coike Instruments Inc		
Seiko Instruments Inc.		






No. FJ008-E-C-SD-1.1

TITLE	SOP8J-E-Carrier Tape	
No.	FJ008-E-C-SD-1.1	
SCALE		
UNIT	mm	
Seiko Instruments Inc.		




# No. FJ008-E-R-SD-1.1


TITLE	SOP8J-E-Reel		
No.	FJ008	B-E-R-SD-	1.1
SCALE		QTY.	2,000
UNIT	mm		
Seiko Instruments Inc.			



# No. FN008-A-P-SD-1.1


TITLE	MSOP8-A-PKG Dimensions
No.	FN008-A-P-SD-1.1
SCALE	
UNIT	mm
	Seiko Instruments Inc.





# No. FN008-A-C-SD-1.1

TITLE	MSOP8-A-Carrier Tape		
No.	FN008-A-C-SD-1.1		
SCALE			
UNIT	mm		
	Seiko Instruments Inc.		



TITLE	MSOP8-A-Reel			
No.	FN008-A-R-SD-1.1			
SCALE		QTY.	3,000	
UNIT	mm			
Seiko Instruments Inc.				

- The information described herein is subject to change without notice.
- Seiko Instruments Inc. is not responsible for any problems caused by circuits or diagrams described herein whose related industrial properties, patents, or other rights belong to third parties. The application circuit examples explain typical applications of the products, and do not guarantee the success of any specific mass-production design.
- When the products described herein are regulated products subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, or any apparatus installed in airplanes and other vehicles, without prior written permission of Seiko Instruments Inc.
- Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the
  failure or malfunction of semiconductor products may occur. The user of these products should therefore
  give thorough consideration to safety design, including redundancy, fire-prevention measures, and
  malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.