NOT RECONNEIGNS CASCA FOR NEW DESIGNS

May 1990

# **Operational Amplifiers**

## Features:


- These new types have all the desirable features and characteristics of their prototypes plus lower noise figures and improved input characteristics for offset voltage, offset current, bias current, and impedance
- All types are electrically identical within their voltage arouns
- For use in telemetry, data-processing, instrumentation, and communication equipment
- Built-in temperature stability from -55°C to +125°C for TO-5 style, and ceramic dual-in-line packages; 0°C to +70°C for plastic dual-in-line packages


## Applications:

SEE CATAI

- Narrow-band and band-pass amplifier
- Operational functions
- Feedback amplifier
- DC and video amplifier
- Multivibrator
- Oscillator
- Comparator
- Servo driver
- Scaling adder ■ Balanced modulator-driver

6-VOLT TYPES	12-VOLT TYPES	PACKAGE
CA3010A CA3015A		12-Lead TO-5 Style
CA3029A	CA3030A	14-Lead Plastic Dual-In-Line (TO-116)





CA3029A, CA3030A

CA3010A, CA3015A

Figure 1 - Schematic diagrams.

Copyright @ Harris Corporation 1990

File Number 310

## ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS, TA = 25°C

Voltage or current limits shown for each terminal can be applied under the indicated voltage or other circuit conditions for other terminals

All voltages are with respect to ground (common terminal of Positive and Negative DC Supplies)

									,				·	
Terr	Terminal Voltage or Current Limits		0:			Terr	Terminal		Voltage or Current					
	CA3029A			Circuit Conditions				CA3030A	Limits		Circuit Conditions			
CA3010A	:	Nega- tive	Posi- tive	Terr	ninal	Voltage	CA3015A	G. 100007.1	Nega- Posi- tive tive		Term	Voltage		
12	1	DO NO	T APPL \	VOLTAGE FROM AN EX-		<b>—</b>				Y VOLTAGE FROM AN EX		<u> </u>		
12	'	TERN	IAL SOU	RCE TO T	HIS TERMI	NAL	12	1			RCE TO T			
				CA3010A	CA3029A						CA3015A	CA3030A		
1	2	-8 V	0 V	4 10	6 13	-8 +6	1	2	-16 V	0 <b>V</b>	4 10	6 13	-16 +12	
2	3	-4 V	+1 V	1 3 4 10	2 4 6 13	0 -6 +6	2	3	-8 V	+1 V	1 3 4 10	2 4 6 13	0 0 -12 +12	
3	4	-4 V	+1 V	1 2 4 10	2 3 6 13	0 0 -6 +6	3	4	-8 V	+1 V	1 2 4 10	2 3 6 13	0 0 -12 +12	
-	5		NO (	CONNECT	ION		-	5	NO CONNECTION					
4	6	-10 V	0 V	1 10	2 13	0 +6	4	6	-20 V	-20 V 0 V 1 2 13				
-	7	NO CONNECTION					-	7	NO CONNECTION					
5	8	DO NOT APPLY VOLTAGE FROM AN EX- TERNAL SOURCE TO THIS TERMINAL			N EX- NAL	5	8	DO NOT APPLY VOLTAGE FROM AN EX- TERNAL SOURCE TO THIS TERMINAL						
6	9	DO NOT APPLY VOLTAGE FROM AN EX- TERNAL SOURCE TO THIS TERMINAL				6	9	DO NOT APPLY VOLTAGE FROM AN EX- TERNAL SOURCE TO THIS TERMINAL						
7	10	0 V	+7 V	1 4 10	2 6 13	0 -6 +6	7	10	0 V	+14 V	1 4 10	2 6 13	0 -12 +12	
8	11	DO NO TERN	T APPLY	VOLTAG	E FROM A	N EX- NAL	8	11	DO NOT APPLY VOLTAGE FROM AN EX- TERNAL SOURCE TO THIS TERMINAL					
9	12	4 6 -6 10 13 +6 200 Ω Between Terminals 6 & 12 CA3029A. 4 & 9 (CA3010A)			+6	9	12	30	mA	4 6 -12 10 13 +12 400 Between Terminals 6 & 12 CA3030A, 4 & 9 (CA3015A)				
10	13	0 V	+10 V	1 4	2 6	0 -6	10	13	0 V	+20 <b>V</b>	1 4	2 6	0 -12	
11	14	0 <b>V</b>	+7 V	1 4 10	2 6 13	0 -6 +6	11	14	0 V	+14 V	1 4 10	2 6 13	0 -12 +12	
CA:	SE	Internally connected to Terminal No.4, CA3010A (Substrate) DO NOT GROUND				C/	CASE Internally connected to Term CASE CA3015A (Substrate) DO NO			Ferminal N NOT GRO	ninal No.4, OT GROUND			

CA3010A CA3015A	CA3029A CA3030A		CA3030A	CA3015A	CA3029A	CA3010A
OPERATING TEMPERATURE RANGE55°C to +125°C STORAGE TEMPERATURE RANGE65°C to +200°C	-4 0°C to +80°C -65 °C to +150°C	MAXIMUM SIGNAL VOLTAGE. MAXIMUM DEVICE DISSIPATIO		8 V to +1 V 600 mW		

# ELECTRICAL CHARACTERISTICS at TA = 25°C

Characteristics	Symbols	Special Test Conditions Terminal No.8 CA3029A, CA3030A, Terminal No.5 (CA3010A, CA3015A) Not Connected		Test Cir- cuit	CA3010A CA3029A			CA3015A CA3030A			Units	Typical Charac- teristic Curves
STATIC CHARACTERISTIC	]	Unless Otherwis	e Specified	Fig.	Min.	Тур.	Max.	Min.	Typ.	Max.		Fig.
STATIC CHARACTERISTIC	s. 	VCC = +6V,	Ver - CV			0.9	2	·		1	l	F
Input Offset Voltage	٧١٥	= +12V	VEE = -6V = -12V	4	-		-	-	1	2	mV	2
Input Offset Current	110	= +6V = +12V	= -6V = -12V	5	-	0.3	1.5 -	-	0.5	- 1.6	μΑ	2
Input Bias Current	! !B	= +6V = +12V	= -6V = -12V	5	-	2.5 -	4	-	- 4.7	- 6	$\mu$ A	3
Input Offset Voltage Sensitivity: Positive	△V <sub>10</sub> /△V <sub>CC</sub>	= +6V = +12V = +6V	= -6V = -12V = -6V	4	-	0.10 - 0.26	1 -	-	0.096	0.5	mV/V	none
Negative	∆VIO/∆VEE	= +12V	= -6V = -12V		-	U.26 -			0.156	0.5		
Device Dissipation	PD	= +6 V = +12V	= -6 V = -12V	4	-	40		-	175	-	m₩	
		[2] suotted to [a]	VCC = +6V VEE = -6V VCC = +12V,		-	102	•	-	- 500	- -		none
	<u> </u>	8 shorted to 12	VEE = -12V									<u> </u>
DYNAMIC CHARACTERIST	CS: All tests	T	t BWOL							T		,
Open-Loop Differential Voltage Gain	A <sub>OL</sub>	V <sub>CC</sub> = +6V, = +12V	VEE = -6V = -12V	8	57	60		- 66	- 70	-	d₿	6 & 7
Open-Loop Bandwidth at -3 dB Point	BW <sub>OL</sub>	= +6V = +12V	= -6V = -12V	8	200	300	-	200	- 320	-	kHz	6 & 7
Slew Rate	SR		= -12V 1 kΩ	none	-	3	-	-	- 7	-	V. µs	none
Common-Mode Rejection Ratio	CMR	VCC = +6V, = +12V	VEE = -6V = -12V	11	70 -	94		80	103	-	dB	12
Maximum Output-Voltage Swing	V <sub>0</sub> (P-P)	= +6V = +12V	= -6V = -12V	8	4	6.75	-	12	14		V <sub>P-P</sub>	9 & 10
Input Impedance	Z <sub>IN</sub>	= +6V = +12V	= -6V = -12V	14	15	20	-	7.5	10	-	kΩ	13
Output Impedance	Zout	= +6V = +12V	= -6V = -12V	15		160	-	-	85	-	Ω	16
Common-Mode Input-Voltage Range	V ICR	= +6V	= -6V	11	+0.5 to -4	-	-	+0.65	-	-	V	none
		= +12V	= -12 <b>V</b>			Ŀ	-	to -8	-	-		I IIII
Noise Figure	NF	= +6V = +9V = +3V . VE	= -6V R <sub>s</sub> = = -9V 1 kΩ	18	-	6.3 8.3 -	9 12 - -		6.3 8.3 10 11	9 12 14 16	dB	17

LEAD TEMPERATURE (During Soldering):ALL TYPESAt distance  $1/16 \pm 1/32$  inch  $(1.59 \pm 0.79 mm)$ +265°Cfrom case for 10 seconds max.+265°C

## TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS

CA3010A, CA3015A, CA3029A, CA3030A

Terminal Numbers in Circles are for CA3029A, CA3030A Italic Numbers in Square Boxes are for CA3010A, CA3015A.




Fig. 2 - Input offset voltage and current




Fig. 4 — Input offset voltage, input offset voltage sensitivity, and and device dissipation test circuit.




Fig. 5 — Input offset current and input bias current test circuit.




Fig. 3 — Input bias current

#### Procedure:

### Input Offset Voltage

- 1. Adjust  $V_E$  for a DC Output Voltage ( $V_{OUT}$ ) of 0 ± 0.1 volts.
- 2. Measure  $V_{\mbox{\footnotesize E}}$  and record input Offset Voltage in millivolts as  $V_{\mbox{\footnotesize E}}/1000.$

#### Input Offset Voltage Sensitivity

- 1. Adjust  $V_E$  for a DC Output Voltage  $(V_{OUT})$  of 0 ± 0.1 volts.
- 2. Increase VCC by 1 volt and record output voltage (VOUT).
- 3. Decrease | VCC | by 1 volt and record output voltage (VOUT).
- 4. Divide the difference between  $V_{\mbox{OUT}}$  measured in steps 2 and 3 by the change in  $V_{\mbox{CC}}$  in steps 2 and 3.

$$\frac{V_{OUT}}{V_{CC}} = \frac{V_{OUT} (Step 2) - V_{OUT} (Step 3)}{2 \text{ volts}}$$

 Refer the reading to the input by dividing by Open Loop Voltage Gain (A<sub>OL</sub>).

$$V_{IO}/V_{CC} = \frac{V_{OUT}/V_{CC}}{A_{OL}}$$

- 6. Repeat procedures 1 through 5 for the Negative Supply (VEE).
- 7. Device Dissipation

PT = VCCIC + VEEIE

IC = Direct Current into Terminal 13 or 10

IE = Direct Current out of Terminal 6 or 4

### Procedure:

## Input Bias Current and Input Offset Current

- 1. Adjust VE for VOUT | < 0.1 V DC.
- 2. Measure and record VE and VINA
- 3. Calculate the Input Bias Current using the following equation:

$$I_{14} = \frac{V_{1N_4}}{100 \text{ k}}$$

4. Calculate the Input Offset Current using the following equation:

$$I_{10}$$
 = VE 100 k $\Omega$ 

### TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS

Terminal Numbers in Circles are for CA3029A, CA3030A, Italic Numbers in Square Boxes are for CA3010A, CA3015A.




Fig. 6 — Open loop voltage gain vs. frequency for CA3015A, CA3016A





Fig. 7 — Open loop voltage gain vs. frequency for CA3029A and CA3030A.



#### Procedure:


- 1. Adjust VE for VOUT = ±0.1 V DC.
- 2. Measure Open-Loop Differential Voltage Gain (A $_{OL}$ ) at f = 1 kHz

$$A_{OL} = 20 \text{ Log}_{10} \frac{v_{OU}}{v_{IN}}$$

- 3. Measure Maximum Peak-to-Peak Output Voltage at f = 1 kHz
- 4. Measure Open-Loop Bandwidth at -3 dB Point Reference Level =  $A_{OL}$  at 1 kHz

<del>-</del>

Fig. 8 — Open-loop differential voltage gain, maximum peak-to-peak output voltage, and open-loop bandwidth at -3 point test circuit.







Fig. 9 - Maximum peak-to-peak output voltage vs. load resistance for CA3010A. CA3015A

## TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS

Terminal Numbers in Circles are for CA3029A, CA3030A, Italic Numbers in Square Boxes are for CA3010A, CA3015A.







Fig. 10 — Maximum peak-to-peak output voltage vs. load resistance for CA3029A and CA3030A.



#### Procedures:


### Common-Mode Rejection Ratio:

- 1. Set  $V_{BIAS} = 0$ . Adjust  $V_{E}$  for  $V_{OUT}(DC) = 0 \pm 0.1 V$ .
- 2. Apply 1-kHz sinusodial input signal and adjust for  $V_S = 0.3 \ V_S$  (RMS).
- Measure and record the RMS value of V<sub>OUT</sub>. An oscilloscope is used for this measurement so that the output signal may be visually separated.from noise output.
- 4. Calculate Common-Mode Voltage Gain:

5. Calculate Common-Mode Rejection Ratio:

## Common-Mode Input-Voltage Range;

Calculate and record CMR for various positive and negative values
of VBIAS within the maximum limits shown on Page 2. The Common-Mode Input-Voltage Range limits are those values of VBIAS
at which CMR is 6 dB less than that calculated in Step 5 of the
procedure given above.






Fig. 12 — Common-mode rejection ratio vs. frequency.

## TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS

Terminal Numbers in Circles are for CA3029A, CA3030A Italic Numbers in Square Boxes are for CA3010A, CA3015A.





Fig. 14 — Single-ended input impedance test circuit.

Fig. 13 — Single-ended input impedance vs. temperature.






Fig. 16 — Output impedance vs. temperature.