

TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC  
524,288-WORDS×4BANKS×32-BITS SYNCHRONOUS DYNAMIC RAM

## DESCRIPTION

TC59S6432DFT/DFTL is a CMOS synchronous dynamic random access memory organized as 524,288-words×4 banks×32 bits. Fully synchronous operations are referenced to the positive edges of clock input and can transfer data up to 133M words per second. These devices are controlled by commands setting. Each bank are kept active so that DRAM core sense amplifiers can be used as a cache. The refresh functions, either Auto Refresh or Self Refresh are easy to use. By having a programmable Mode Register, the system can choose the most suitable modes which will maximize its performance. These devices are ideal for main memory in applications such as work-stations.

## FEATURES

ITEM	- 50	- 54	- 60	- 70	- 80
t <sub>CK</sub> Clock Cycle Time (Min.)	5.0 ns	5.4 ns	6.0 ns	7.0 ns	8ns
t <sub>RAS</sub> Active to Precharge Command Period(Min.)	40 ns	42 ns	42 ns	45 ns	48ns
t <sub>AC</sub> Access Time from CLK (Max.)	4.5 ns	5.4 ns	5.4 ns	5.4 ns	6ns
t <sub>RC</sub> Ref/Active to Ref/Active Command Period (Min.)	54 ns	60 ns	60 ns	65 ns	68ns
I <sub>CC1</sub> Operation Current (Max.) (Single bank)	TBD	TBD	TBD	TBD	TBD
I <sub>CC4</sub> Burst Operation Current (Max.)	TBD	TBD	TBD	TBD	TBD
I <sub>CC6</sub> Self-Refresh Current (Max.)	TBD	TBD	TBD	TBD	TBD

- Single power supply of 3.3V±0.3V
- Up to 200MHz clock frequency
- Synchronous operations : All signals referenced to the positive edges of clock
- Architecture : Pipeline
- Organization : 524,288 words×4 banks×32bits
- Programmable Mode register
- Auto Refresh and Self Refresh
- Burst Length : 1, 2, 4, 8, Full page
- CAS Latency : 2, 3
- Single Write Mode
- Burst Stop Function
- Byte Data Controlled by DQM0, 1, 2, 3
- 4K Refresh cycles / 64ms
- Interface : LVTTTL
- Package : TSOP II 86 - P - 400 - 0.50


000707EBA1

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.


PIN NAMES

A0~A10	Address
BS0, BS1	Bank Select
DQ0~DQ31	Data Input/Output
$\overline{CS}$	Chip Select
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
$\overline{WE}$	Write Enable
DQM0~3	Output disable / Write Mask
CLK	Clock inputs
CKE	Clock enable
V <sub>CC</sub>	Power (+ 3.3V)
V <sub>SS</sub>	Ground
V <sub>CCQ</sub>	Power (+ 3.3V) (for I/O buffer)
V <sub>SSQ</sub>	Ground (for I/O buffer)
NC	No Connection

PIN ASSIGNMENT (TOP VIEW)



**BLOCK DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS**

SYMBOL	ITEM	RATING	UNITS	NOTES
V <sub>IN</sub> , V <sub>OUT</sub>	Input, Output Voltage	- 0.3~V <sub>CC</sub> + 0.3	V	1
V <sub>CC</sub> , V <sub>CCQ</sub>	Power Supply Voltage	- 0.3~4.6	V	1
T <sub>OPR</sub>	Operating Temperature	0~70	°C	1
T <sub>STG</sub>	Storage Temperature	- 55~150	°C	1
T <sub>SOLDER</sub>	Soldering Temperature(10s)	260	°C	1
P <sub>D</sub>	Power Dissipation	1	W	1
I <sub>OUT</sub>	Short Circuit Output Current	50	mA	1

**RECOMMENDED DC OPERATING CONDITIONS (Ta = 0 to 70°C)**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub>	Power Supply Voltage	3.0	3.3	3.6	V	2
V <sub>CCQ</sub>	Power Supply Voltage ( for I/O Buffer )	3.0	3.3	3.6	V	2
V <sub>IH</sub>	Input High Voltage	2.0	-	V <sub>CC</sub> + 0.3	V	2
V <sub>IL</sub>	Input Low Voltage	- 0.3	-	0.8	V	2

Note : V<sub>IH</sub>(max) = V<sub>CC</sub> / V<sub>CCQ</sub> + 1.2V for pulse width ≤ 5ns  
 V<sub>IL</sub>(min) = V<sub>SS</sub> / V<sub>SSQ</sub> - 1.2V for pulse width ≤ 5ns

**CAPACITANCE (V<sub>CC</sub> = 3.3V , f = 1MHz , Ta = 25°C)**

SYMBOL	PARAMETER	MIN	MAX	UNIT
C <sub>I</sub>	Input Capacitance (A0 to A11, BS0,BS1, $\overline{CS}$ , $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , DQM, CKE)	-	4	
	Input Capacitance (CLK)	-	4	
C <sub>O</sub>	Input/Output capacitance	-	6.5	

NOTE: These parameters are periodically sampled and not 100% tested.

**RECOMMENDED DC OPERATING CONDITIONS** ( $V_{CC} = 3.3V \pm 0.3V$ ,  $T_a = 0 \sim 70^\circ C$ )

ITEM	SYMBOL	- 50	- 54	- 60	- 70	- 80	UNITS	NOTES
		MAX.	MAX.	MAX.	MAX.	MAX.		
OPERATING CURRENT $t_{CK} = \min$ , $t_{RC} = \min$ Active Precharge command cycling without Burst operation	1 bank operation $I_{CC1}$	TBD	TBD	TBD	TBD	TBD	mA	3
STANDBY CURRENT $t_{CK} = \min$ , $\overline{CS} = V_{IH}$ $V_{IH/L} = V_{IH(\min)} / V_{IL(\max)}$ Bank : inactive state	CKE = $V_{IH}$ $I_{CC2}$	TBD	TBD	TBD	TBD	TBD		3
	CKE = $V_{IL}$ (Power Down mode) $I_{CC2P}$	TBD	TBD	TBD	TBD	TBD		3
STANDBY CURRENT $CLK = V_{IL}$ , $\overline{CS} = V_{IH}$ $V_{IH/L} = V_{IH(\min)} / V_{IL(\max)}$ Bank : inactive state	CKE = $V_{IH}$ $I_{CC2S}$	TBD	TBD	TBD	TBD	TBD		
	CKE = $V_{IL}$ (Power Down mode) $I_{CC2PS}$	TBD	TBD	TBD	TBD	TBD		
NO OPERATING CURRENT $t_{CK} = \min$ $\overline{CS} = V_{IH(\min)}$ Bank : active state (4 banks)	CKE = $V_{IH}$ $I_{CC3}$	TBD	TBD	TBD	TBD	TBD		
	CKE = $V_{IL}$ (Power Down mode) $I_{CC3P}$	TBD	TBD	TBD	TBD	TBD		
BURST OPERATING CURRENT $t_{CK} = \min$ Read/Write command cycling	$I_{CC4}$	TBD	TBD	TBD	TBD	TBD	3, 4	
AUTO REFRESH CURRENT $t_{CK} = \min$ , $t_{RC} = \min$ Auto Refresh command cycling	$I_{CC5}$	TBD	TBD	TBD	TBD	TBD	3	
SELF REFRESH CURRENT Self Refresh mode CKE = 0.2V	Standard Products (DFT) $I_{CC6}$	TBD	TBD	TBD	TBD	TBD	$\mu A$	
	Low Power Version (DFTL)	TBD	TBD	TBD	TBD	TBD		

ITEM	SYMBOL	MIN.	MAX.	UNITS	NOTES
INPUT LEAKAGE CURRENT ( $0V \leq V_{IN} \leq V_{CC}$ , all other pins not under test = 0V)	$I_{I(L)}$	- 5	5	$\mu A$	
OUTPUT LEAKAGE CURRENT (Output disable, $0V \leq V_{OUT} \leq V_{CCQ}$ )	$I_{O(L)}$	- 5	5	$\mu A$	
LVTTL OUTPUT "H" LEVEL VOLTAGE ( $I_{OUT} = -2mA$ )	$V_{OH}$	2.4	-	V	
LVTTL OUTPUT "L" LEVEL VOLTAGE ( $I_{OUT} = 2mA$ )	$V_{OL}$	-	0.4	V	

**AC CHARACTERISTICS AND OPERATING CONDITIONS**

(V<sub>CC</sub> = 3.3V ± 0.3V, Ta = 0 to 70°C) (Notes : 5, 6, 7)

SYMBOL	PARAMETER	- 50		- 54		- 60		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Ref/Active to Ref/Active Command Period	54		55		60		ns	9
t <sub>RAS</sub>	Active to Precharge Command Period	40	100000	40	100000	42	100000		9
t <sub>RCD</sub>	Active to Read/Write Command Delay Time	14		15		18			9
t <sub>CCD</sub>	Read/Write(a) to Read/Write(b) Command Period	1		1		1		Cycle	9
t <sub>RP</sub>	Precharge to Active Command Period	14		15		18		ns	9
t <sub>RRD</sub>	Active(a) to Active(b) Command Period	10		10.8		12			9
t <sub>WR</sub>	Write Recovery Time	CL* = 2	7	7.5		7.5			
		CL* = 3	5	5.4		6			
t <sub>CK</sub>	CLK Cycle Time	CL* = 2	7	1000	7.5	1000	7.5		1000
		CL* = 3	5	1000	5.4	1000	6		1000
t <sub>CH</sub>	CLK High Level Width	2		2		2			10
t <sub>CL</sub>	CLK Low Level Width	2		2		2			10
t <sub>AC</sub>	Access Time from CLK	CL* = 2		4.5		5.5			5.5
		CL* = 3		4.5		5			5
t <sub>OH</sub>	Output Data Hold Time	2.75		2.75		2.75			
t <sub>HZ</sub>	Output Data High Impedance Time	2.75	5	2.75	5.4	2.75	6		8
t <sub>LZ</sub>	Output Data Low Impedance Time	0		0		0			
t <sub>SB</sub>	Power Down Mode Entry Time	0	5	0	5.4	0	6		
t <sub>T</sub>	Transition Time of CLK (Rise and Fall)	0.5	10	0.5	10	0.5	10		
t <sub>DS</sub>	Data - in Set - up Time	1		1.5		1.5			
t <sub>DH</sub>	Data - in Hold Time	0.5		0.5		0.5			
t <sub>AS</sub>	Address Set - up Time	1		1.5		1.5			
t <sub>AH</sub>	Address Hold Time	0.5		0.5		0.5			
t <sub>CKS</sub>	CKE set - up Time	1		1.5		1.5			
t <sub>CKH</sub>	CKE Hold Time	0.5		0.5		0.5			
t <sub>CMS</sub>	Command Set - up Time	1		1.5		1.5			
t <sub>CMH</sub>	Command Hold Time	0.5		0.5		0.5			
t <sub>REF</sub>	Refresh Time		64		64		64	ms	
t <sub>RSC</sub>	Mode Register Set Cycle Time	10		10.8		12		ns	9

\* CL is  $\overline{\text{CAS}}$  Latency.

**AC CHARACTERISTICS AND OPERATING CONDITIONS**

(V<sub>CC</sub> = 3.3V ± 0.3V, Ta = 0 to 70°C) (Notes : 5, 6, 7)



SYMBOL	PARAMETER	- 70		- 80		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Ref/Active to Ref/Active Command Period	65		68		ns	9
t <sub>RAS</sub>	Active to Precharge Command Period	45	100000	48	100000		9
t <sub>RCD</sub>	Active to Read/Write Command Delay Time	20		20			9
t <sub>CCD</sub>	Read/Write(a) to Read/Write(b) Command Period	1		1		Cycle	9
t <sub>RP</sub>	Precharge to Active Command Period	20		20		ns	9
t <sub>RRD</sub>	Active(a) to Active(b) Command Period	14		20			9
t <sub>WR</sub>	Write Recovery Time	CL* = 2	7.5		10		
		CL* = 3	7		8		
t <sub>CK</sub>	CLK Cycle Time	CL* = 2	7.5	1000	10		1000
		CL* = 3	7	1000	8		1000
t <sub>CH</sub>	CLK High Level Width	2		3			10
t <sub>CL</sub>	CLK Low Level Width	2		3			10
t <sub>AC</sub>	Access Time from CLK	CL* = 2		5.5			6
		CL* = 3		5			6
t <sub>OH</sub>	Output Data Hold Time	3		3			
t <sub>HZ</sub>	Output Data High Impedance Time	3	7	3	8		8
t <sub>LZ</sub>	Output Data Low Impedance Time	0		0			
t <sub>SB</sub>	Power Down Mode Entry Time	0	7	0	8		
t <sub>T</sub>	Transition Time of CLK (Rise and Fall)	0.5	10	0.5	10		
t <sub>DS</sub>	Data - in Set - up Time	0.5		2			
t <sub>DH</sub>	Data - in Hold Time	1		1			
t <sub>AS</sub>	Address Set - up Time	0.5		2			
t <sub>AH</sub>	Address Hold Time	1		1			
t <sub>CKS</sub>	CKE set - up Time	0.5		2			
t <sub>CKH</sub>	CKE Hold Time	1		1			
t <sub>CMS</sub>	Command Set - up Time	0.5		2			
t <sub>CMH</sub>	Command Hold Time	1		1			
t <sub>REF</sub>	Refresh Time		64		64	ms	
t <sub>RSC</sub>	Mode Register Set Cycle Time	14		16		ns	9

\* CL is  $\overline{\text{CAS}}$  Latency.

NOTES :

1. Conditions outside the limits listed under “ABSOLUTE MAXIMUM RATINGS” may cause permanent damage to the device.
2. All voltages are referenced to Vss.
3. These parameters depend on the cycle rate and these values are measured at a cycle rate with the minimum values of  $t_{CK}$  and  $t_{RC}$ . Input signals (Address) are changed one time during  $t_{CK}$ .
4. These parameters depend on the output loading. Specified values are obtained with the output open.
5. Power - up sequence is described in Note 11.
6. AC TEST CONDITIONS

Output Reference Level	1.4V / 1.4V
Output Load	See diagram B below
Input Signal Levels	2.4V / 0.4V
Transition Time ( Rise and Fall ) of Input Signals	2ns
Input Reference Level	1.4V



7. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ . Transition (rise and fall) of input signals have a fixed slope.
8.  $t_{HZ}$  defines the time at which the outputs achieve the open circuit condition and is not referenced to output voltage levels.



9. These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows :

$$\text{the number of clock cycles} = \text{specified value of timing} / \text{clock period}$$

( count fractions as a whole number )

10.  $t_{CH}$  is the pulse width of CLK measured from the positive edge to the negative edge referenced to  $V_{IH}$  (min.).  $t_{CL}$  is the pulse width of CLK measured from the negative edge to the positive edge referenced to  $V_{IL}$  (max.).
11. Power-up Sequence

Power-up must be performed in the following sequence.

- 1) Power must be applied to  $V_{CC}$  and  $V_{CCQ}$  (simultaneously) while all input signals are held in the “NOP” state. The CLK signals must be started at the same time.
- 2) After power-up a pause of at least 200  $\mu$ seconds is required. It is required that DQM and CKE signals must be held “High” ( $V_{CC}$  levels) to ensure that the DQ output is in High-impedance state.
- 3) All banks must be precharged.
- 4) The Mode Register Set command must be asserted to initialize the Mode Register.
- 5) A minimum of eight Auto Refresh dummy cycles is required to stabilize the internal circuitry of the device.


The Mode Register Set command can be invoked either before or after the Auto Refresh dummy cycles.

12. A.C Latency Characteristics


CKE to clock disable (CKE Latency)		1	Cycle
DQM to output in High-Z (Read DQM Latency)		2	
DQM to input data delay (Write DQM Latency)		0	
Write command to input data (Write Data Latency)		0	
$\overline{CS}$ to Command input ( $\overline{CS}$ Latency)		0	
Precharge to DQ Hi-Z Lead time	CL = 2	2	
	CL = 3	3	
Precharge to Last Valid data out	CL = 2	1	
	CL = 3	2	
Burst Stop Command to DQ Hi-Z Lead time	CL = 2	2	
	CL = 3	3	
Burst Stop Command to Last Valid data out	CL = 2	1	
	CL = 3	2	
Read with Autoprecharge Command to Active/Ref Command	CL = 2	BL + $t_{RP}$	
	CL = 3	BL + $t_{RP}$	
Write with Autoprecharge Command to Active/Ref Command	CL = 2	BL + $t_{RP}$	
	CL = 3	BL + $t_{RP}$	

**TIMING DIAGRAMS**

Command Input Timing




Read Timing




Control Timing of Input Data

(Word Mask)




(Clock Mask)




Control Timing of Output Data

(Output Enable)




\* DQM2, 3 = "L"

(Clock Mask)



\* DQM2, 3 = "L"

Mode Register Set Cycle



A0	Burst Length	
A1		
A2		
A3	Addressing Mode	
A4	$\overline{CAS}$ Latency	
A5		
A6		
A7	"0"	(Test Mode)
A8	"0"	Reserved
A9	Write Mode	
A10	"0"	Reserved
BS0	"0"	
BS1	"0"	

			Burst Length	
A2	A1	A0	Sequential	Interleave
0	0	0	1	1
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserved	Reserved
1	0	1		
1	1	0	Full Page	Reserved
1	1	1		

A3	Addressing Mode
0	Sequential
1	Interleave

A6	A5	A4	$\overline{CAS}$ Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2
0	1	1	3
1	0	0	Reserved

A9	Single Write Mode
0	Burst read and Burst write
1	Burst read and Single write

next command

**OPERATING TIMING EXAMPLE**

Figure 1. Interleaved Bank Read (Burst Length=4,  $\overline{\text{CAS}}$  Latency=3)





Figure 2. Interleaved Bank Read (Burst Length=4,  $\overline{\text{CAS}}$  Latency=3, Auto Precharge)

(CLK = 100MHz)



\* AP is internal precharge start timing.



Figure 3. Interleaved Bank Read (Burst Length=8,  $\overline{\text{CAS}}$  Latency=3)





Figure 4. Interleaved Bank Read (Burst Length=8,  $\overline{\text{CAS}}$  Latency=3, Auto Precharge)



\* AP is the internal precharge start timing.

Figure 5. Interleaved Bank Write (Burst Length=8)

(CLK = 100MHz)





Figure 6. Interleaved Bank Write (Burst Length=8, Auto Precharge)

(CLK = 100MHz)



\* AP is the internal precharge start timing.

Figure 7. Page Mode Read (Burst Length=4,  $\overline{\text{CAS}}$  Latency=3)




Figure 8. Page Mode Read/Write (Burst Length=8,  $\overline{\text{CAS}}$  Latency=3)






Figure 9. Auto Precharge Read (Burst Length=4,  $\overline{\text{CAS}}$  Latency=3)



\*AP is the internal precharge start timing.

NOTE): See Figure 15

Figure 10. Auto Precharge Write (Burst Length=4)



\* AP is the internal precharge start timing.

NOTE): See Figure 16



Figure 11. Auto Refresh cycle




Figure 12. Self Refresh Cycle






Figure 13. Power Down Mode



NOTE): The Power Down mode is invoked by asserting CKE "low".  
 All Input/Output buffers(except the CKE buffer) are turned off in Power Down mode.  
 When CKE goes high, the No-operation command input must be at next CLK rising edge.

Figure 14. Burst Read and Single Write (Burst Length=4,  $\overline{\text{CAS}}$  Latency=3)

(CLK = 100MHz)



**PIN FUNCTIONS****CLOCK INPUT: CLK**

The CLK input is used as the reference for S-DRAM operations.

**CLOCK ENABLE: CKE**

The CKE input is used to suspend the internal CLK. When the CKE signal is asserted “low”, the internal CLK is suspended and output data is held intact while CKE is asserted “low”. When all banks are in the idle state, the CKE input controls the entry to the Power Down and Self Refresh modes.

**BANK SELECT: BS0, BS1**

The TC59S6432DFT/DFTL is organized as four-bank memory cell arrays. The BS0, BS1 inputs are latched at the time of assertion of the operation commands and selects the bank to be used for the operation.

BS0	BS1	
0	0	Bank#0
1	0	Bank#1
0	1	Bank#2
1	1	Bank#3

**ADDRESS INPUTS: A0~A10**

The A0 to A10 inputs are address to access the memory cell array, as following table. The row address (A0~A10) bits are latched at the Bank Activate command and column address (A0~A7) bits are latched on the Read or Write command. Also, the A0 to A10 inputs are used to set the data in the Mode register in a Mode Register Set cycle.

**CHIP SELECT:  $\overline{CS}$** 

The  $\overline{CS}$  input controls the latching of the commands on the positive edges of CLK when  $\overline{CS}$  is asserted “low”. No commands are latched as long as  $\overline{CS}$  is held “high”.

**ROW ADDRESS STROBE:  $\overline{RAS}$** 

The  $\overline{RAS}$  input defines the operation commands in conjunction with the  $\overline{CAS}$  and  $\overline{WE}$  inputs, and is latched at the positive edges of CLK. When  $\overline{RAS}$  and  $\overline{CS}$  are asserted “low” and  $\overline{CAS}$  is asserted “high”, either the Bank Activate command or the Precharge command is selected by the  $\overline{WE}$  signal. When  $\overline{WE}$  is asserted “high”, the Bank Activate command is selected and the bank designated by BS0, BS1 are turned on so that it is in the active state. When  $\overline{WE}$  is asserted “low”, the Precharge command is selected and the bank designated by BS0, BS1 are switched to the idle state after Precharge operation.

**COLUMN ADDRESS STROBE:  $\overline{CAS}$** 

The  $\overline{CAS}$  input defines the operation commands in conjunction with the  $\overline{RAS}$  and  $\overline{WE}$  inputs, and is latched at the positive edges of CLK. When  $\overline{RAS}$  is held “high” and  $\overline{CS}$  is asserted “low”, column access is started by asserting  $\overline{CAS}$  “low”. Then, the Read or Write command is selected by asserting  $\overline{WE}$  “low” or “high”.

**WRITE ENABLE:  $\overline{WE}$** 

The  $\overline{WE}$  input defines the operation commands in conjunction with the  $\overline{RAS}$  and  $\overline{CAS}$  inputs, and is latched at the positive edges of CLK. The  $\overline{WE}$  input is used to select the Bank Activate or Precharge command and Read or Write command.

**DATA INPUT/OUTPUT MASK: DQM0 - 3**

The DQM input enables output in a Read cycle and functions as the input data mask in a Write cycle. When DQM is asserted “high” at the positive edges of CLK, output data is disabled after two clock cycles during a Read cycle, and input data is masked at the same clock cycle during a Write cycle.

The DQM0 - 3 input functions are byte data control.

DQM0	→	DQ0 - 7
DQM1	→	DQ8 - 15
DQM2	→	DQ16 - 23
DQM3	→	DQ24 - 31

**DATA INPUT/OUTPUT: DQ0 - 31**

The DQ0 - 31 input and output data are synchronized with the positive edges of CLK.

Operation Mode

Table 1 shows the truth table for the operation commands.

Table 1 Truth Table (Note (1) and (2))

Command	Device State	CKE <sub>n-1</sub>	CKE <sub>n</sub>	DQM <sup>(5)</sup>	BS0,1	A10	A9-0	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$
Bank Activate	Idle <sup>(3)</sup>	H	x	x	V	V	V	L	L	H	H
Bank Precharge	Any	H	x	x	V	L	x	L	L	H	L
Precharge All	Any	H	x	x	x	H	x	L	L	H	L
Write	Active <sup>(3)</sup>	H	x	x	V	L	V	L	H	L	L
Write with Aut Precharge	Active <sup>(3)</sup>	H	x	x	V	H	V	L	H	L	L
Read	Active <sup>(3)</sup>	H	x	x	V	L	V	L	H	L	H
Read with Auto Precharge	Active <sup>(3)</sup>	H	x	x	V	H	V	L	H	L	H
Mode Register Set	Idle	H	x	x	V	V	V	L	L	L	L
No - Operation	Any	H	x	x	x	x	x	L	H	H	H
Burst stop	Active <sup>(4)</sup>	H	x	x	x	x	x	L	H	H	L
Device Deselect	Any	H	x	x	x	x	x	H	x	x	x
Auto Refresh	Idle	H	H	x	x	x	x	L	L	L	H
Self Refresh Entry	Idle	H	L	x	x	x	x	L	L	L	H
Self Refresh Exit	Idle (Self Refresh)	L	H	x	x	x	x	H	x	x	x
								L	H	H	x
Clock Suspend Mode Entry	Active	H	L	x	x	x	x	x	x	x	x
Power Down Mode Entry	Idle	H	L	x	x	x	x	H	x	x	x
								L	H	H	x
Clock Suspend Mode Exit	Active	L	H	x	x	x	x	x	x	x	x
Power Down Mode Exit	Any (Power Down)	L	H	x	x	x	x	H	x	x	x
								L	H	H	x
Data write / Output Enable	Active	H	x	L	x	x	x	x	x	x	x
Data write / Output Disable	Active	H	x	H	x	x	x	x	x	x	x

Note (1) V = Valid x = Don't Care L = Low level H = High level

(2) CKE<sub>n</sub> signal is input level when commands are issued.

CKE<sub>n-1</sub> signal is input level one clock cycle before the commands are issued.

(3) These are state designated by the BS0, BS1 signals.

(4) Device state is Full Page Burst operation.

(5) DQM0 - 3

## 1. Command Function

### 1-1 Bank Activate command

( $\overline{\text{RAS}} = \text{"L"} , \overline{\text{CAS}} = \text{"H"} , \overline{\text{WE}} = \text{"H"} , \text{BS} = \text{Bank} , \text{A0 to A10} = \text{Row Address}$ )

The Bank Activate command activates the bank designated by the BS (Bank Select) signal. Row addresses are latched on A0 to A11 when this command is issued and the cell data is read out of the sense amplifiers. The maximum time that each bank can be held in the active state is specified as  $t_{\text{RAS(max)}}$ .

### 1-2 Bank Precharge command

( $\overline{\text{RAS}} = \text{"L"} , \overline{\text{CAS}} = \text{"H"} , \overline{\text{WE}} = \text{"L"} , \text{BS} = \text{Bank} , \text{A10} = \text{"L"} , \text{A0 to A9} = \text{Don't care}$ )

The Bank Precharge command precharges the bank designated by BS. The precharged bank is switched from the active state to the idle state.

### 1-3 Precharge All command

( $\overline{\text{RAS}} = \text{"L"} , \overline{\text{CAS}} = \text{"H"} , \overline{\text{WE}} = \text{"L"} , \text{BS} = \text{Don't care} , \text{A10} = \text{"H"} , \text{A0 to A9} = \text{Don't care}$ )

The Precharge All command precharges all banks simultaneously. All banks are then switched to the idle state.

### 1-4 Write command

( $\overline{\text{RAS}} = \text{"H"} , \overline{\text{CAS}} = \text{"L"} , \overline{\text{WE}} = \text{"L"} , \text{BS} = \text{Bank} , \text{A10} = \text{"L"} , \text{A0 to A7} = \text{Column Address}$ )

The Write command performs a Write operation to the bank designated by BS. The write data is latched at the positive edges of CLK. The length of the write data (Burst Length) and column access sequence (Addressing Mode) must be in the Mode Register at power-up prior to the Write operation.

### 1-5 Write with Auto Precharge command

( $\overline{\text{RAS}} = \text{"H"} , \overline{\text{CAS}} = \text{"L"} , \overline{\text{WE}} = \text{"L"} , \text{BS} = \text{Bank} , \text{A10} = \text{"H"} , \text{A0 to A7} = \text{Column Address}$ )

The Write with Auto Precharge command performs the Precharge operation automatically after the Write operation. The internal precharge starts in the cycles immediately following the cycle in which the last data is written independent of  $\overline{\text{CAS}}$  Latency (Figure 16). This command must not be interrupted by any other commands.

### 1-6 Read command

( $\overline{\text{RAS}} = \text{"H"} , \overline{\text{CAS}} = \text{"L"} , \overline{\text{WE}} = \text{"H"} , \text{BS} = \text{Bank} , \text{A10} = \text{"L"} , \text{A0 to A7} = \text{Column Address}$ )

The Read command performs a Read operation to the bank designated by BS. The read data is issued sequentially synchronized to the positive edges of CLK. The length of read data (Burst Length), Addressing Mode and  $\overline{\text{CAS}}$  Latency (access time from  $\overline{\text{CAS}}$  command in a clock cycle) must be programmed in the Mode Register at power-up prior to the Write operation.



## 1-7 Read with Auto Precharge command

( $\overline{\text{RAS}} = \text{"H"}$ ,  $\overline{\text{CAS}} = \text{"L"}$ ,  $\overline{\text{WE}} = \text{"H"}$ , BS=Bank, A10= "H", A0 to A9=Column Address)

The Read with Auto Precharge command automatically performs the Precharge operation after the Read operation. When the  $\overline{\text{CAS}}$  Latency=3, the internal precharge starts two cycles before the last data is output. When the  $\overline{\text{CAS}}$  Latency=2, the internal precharge starts one cycle before the last data is output (Figure 15). This command must not be interrupted by any other command.

## 1-8 Mode Register Set command

( $\overline{\text{RAS}} = \text{"L"}$ ,  $\overline{\text{CAS}} = \text{"L"}$ ,  $\overline{\text{WE}} = \text{"L"}$ , BS, A0 to A10=Register Data)

The Mode Register Set command programs the values of  $\overline{\text{CAS}}$  latency, Addressing Mode and Burst Length in the Mode Register. The default values in the Mode Register after power-up are undefined, therefore this command must be issued during the power-up sequence. Also, this command can be issued while all banks are in the idle state.

## 1-9 No-Operation command

( $\overline{\text{RAS}} = \text{"H"}$ ,  $\overline{\text{CAS}} = \text{"H"}$ ,  $\overline{\text{WE}} = \text{"H"}$ )

The No-Operation command simply performs no operation (same command as Device Deselect).

## 1-10 Burst stop command

( $\overline{\text{RAS}} = \text{"H"}$ ,  $\overline{\text{CAS}} = \text{"H"}$ ,  $\overline{\text{WE}} = \text{"L"}$ )

The Burst stop command is used to stop the burst operation. This command is valid during a Full Page Burst operation. During other types of Burst operation, the command is illegal.

## 1-11 Device Deselect command

( $\overline{\text{CS}} = \text{"H"}$ )

The Device Deselect command disables the command decoder so that the  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$  and Address inputs are ignored. This command is similar to the No-Operation command.

## 1-12 Auto Refresh command

( $\overline{\text{RAS}} = \text{"L"}$ ,  $\overline{\text{CAS}} = \text{"L"}$ ,  $\overline{\text{WE}} = \text{"H"}$ , CKE= "H", BS, A0 to A10=Don't care)

The Auto Refresh command is used to refresh the row address provided by the internal refresh counter. The Refresh operation must be performed 4096 times within 64ms. The next command can be issued after  $t_{\text{RC}}$  from the end of the Auto Refresh command. When the Auto Refresh command is issued, All banks must be in the idle state. The Auto Refresh operation is equivalent to the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  operation in a conventional DRAM.

**1 - 13 Self Refresh Entry command**

( $\overline{\text{RAS}} = \text{"L"} , \overline{\text{CAS}} = \text{"L"} , \overline{\text{WE}} = \text{"H"} , \text{CKE} = \text{"L"} , \text{BS} , \text{A0 to A10} = \text{Don't care}$ )

The Self Refresh Entry command is used to enter Self Refresh mode. While the device is in Self Refresh mode, all input and output buffers (except the CKE buffer) are disabled and the Refresh operation is automatically performed. Self Refresh mode is exited by taking CKE "high" (the Self Refresh Exit command)

**1 - 14 Self Refresh Exit command**

( $\text{CKE} = \text{"H"} , \overline{\text{CS}} = \text{"H"} \text{ or } \text{CKE} = \text{"H"} , \overline{\text{RAS}} = \text{"H"} , \overline{\text{CAS}} = \text{"H"}$ )

This command is used to exit from Self Refresh mode. Any subsequent commands can be issued after  $t_{\text{RC}}$  from the end of this command.

**1 - 15 Clock Suspend Mode Entry/Power Down Mode Entry command**

( $\text{CKE} = \text{"L"}$ )

The internal CLK is suspended for one cycle when this command is issued (when CKE is asserted "low"). The device state is held intact while the CLK is suspended. On the other hand, when all banks are in the idle state, this command performs entry into Power Down mode. All input and output buffers (except the CKE buffer) are turned off in Power Down mode.

**1 - 16 Clock Suspend Mode Exit/Power Down Mode Exit command**

( $\text{CKE} = \text{"H"}$ )

When the internal CLK has been suspended, operation of the internal CLK is resumed by providing this command (asserting CKE "high"). When the device is in Power Down mode, the device exits this mode and all disabled buffers are turned on to the active state. Any subsequent commands can be issued after one clock cycle from the end of this command.

**1 - 17 Data Write/Output Enable , Data Mask /Output Disable command**

( $\text{DQM0} - 3$ )

During a Write cycle, the DQM0-3 signal functions as Data Mask and can control every word of the input data. During a Read cycle, the DQM0-3 signal functions as the control of output buffers.

## 2. Read Operation

Issuing the Bank Activate command to the idle bank puts it into the active state. When the Read command is issued after  $t_{\text{RCD}}$  from the Bank Activate command, the data is read out sequentially, synchronized to the positive edges of CLK (a Burst Read operation). The initial read data becomes available after  $\overline{\text{CAS}}$  latency from the issuing of the Read command. The  $\overline{\text{CAS}}$  latency must be set in the Mode Register at power-up. In addition, the burst length of read data and Addressing Mode must be set. Each bank is held in the active state unless the Precharge command is issued, so that the sense amplifiers can be used as secondary cache.

When the Read with Auto Precharge command is issued, the Precharge operation is performed automatically after the Read cycle, then the bank is switched to the idle state. This command cannot be interrupted by any other commands. Also, when the Burst Length is 1 and  $t_{\text{RCD}}(\text{min})$ , the timing from the  $\overline{\text{RAS}}$  command to the start of the Auto Precharge operation is shorter than  $t_{\text{RAS}}(\text{min})$ . In this case,  $t_{\text{RAS}}(\text{min})$  must be satisfied by extending  $t_{\text{RCD}}$  (Figure 9, 15).

When the Precharge operation is performed on a bank during a Burst Read operation, the Burst operation is terminated (Figure 20).

When the Burst Length is full-page, column data is repeatedly read out until the Burst Stop command or Precharge command is issued.

### 3. Write Operation

Issuing the Write command after  $t_{RCD}$  from the Bank Activate command, the input data is latched sequentially, synchronizing with the positive edges of CLK after the Write command (Burst Write operation). The burst length of the Write data (Burst Length) and Addressing Mode must be set in the Mode Register at power - up.

When the Write with Auto Precharge command is issued, the Precharge operation is performed automatically after the Write cycle, then the bank is switched to the idle state. This command cannot be interrupted by any other command for the entire burst data duration. Also, when the Burst Length is 1 and  $t_{RCD}(\min)$ , the timing from the  $\overline{RAS}$  command to the start of the Auto Precharge operation is shorter than  $t_{RAS}(\min)$ . In this case,  $t_{RAS}(\min)$  must be satisfied by extending  $t_{RCD}$  (Figure 10, 16).

When the Precharge operation is performed in a bank during a Burst Write operation, the Burst operation is terminated (Figure 20).

When the Burst Length is full - page, the input data is repeatedly latched until the Burst Stop command or the Precharge command is issued.

When the Burst Read and Single Write mode is selected, the write burst length is 1 regardless of the read burst length.

### 4. Precharge

There are two commands which perform the Precharge operation: Bank Precharge and Precharge All. When the Bank Precharge command is issued to the active bank, the bank is precharged and then switched to the idle state. The Bank Precharge command can precharge one bank independently of the other bank and hold the unprecharged bank in the active state. The maximum time each bank can be held in the active state is specified as  $t_{RAS}(\max)$ . Therefore, each bank must be precharged within  $t_{RAS}(\max)$  from the Bank Activate command.

The Precharge All command can be used to precharge all banks simultaneously. Even if banks are not in the active state, the Precharge All command can still be issued. In this case, the Precharge operation is performed only for the active bank and the precharged bank is then switched to the idle state.

### 5. Page Mode

The Read or Write command can be issued on any clock cycle.

Whenever a Read operation is to be interrupted by a Write command, the output data must be masked by DQM to avoid I/O conflict. Also, when a Write operation is to be interrupted by a Read command, only the input data before the Read command is enable and the input data after the Read command is disabled.

### 6. Burst Termination

When the Precharge command is issued for a bank in a Burst cycle, the Burst operation is terminated. When the Burst Read cycle is interrupted by the Precharge command, read operation is disabled after clock cycle of ( $\overline{\text{CAS}}$  latency-1) from the Precharge command (Figure 20). When the Burst Write cycle is interrupted by the Precharge command, the input circuit is reset at the same clock cycle at which the Precharge command is issued. In this case, the DQM signal must be asserted "High" to prevent writing the invalid data to the cell array (Figure 20).

When the Burst Stop command is issued for the bank in a Full-page Burst cycle, the Burst operation is terminated. When the Burst Stop command is issued during Full-page Burst Read cycle, read operation is disabled after clock cycle of ( $\overline{\text{CAS}}$  latency-1) from the Burst Stop command. When the Burst Stop command is issued during a Full-page Burst Write cycle, write operation is disabled at the same clock cycle at which the Burst Stop command is issued. (Figure 19)

7. Mode Register Operation

The Mode register designates the operation mode for the Read or Write cycle. This register is divided into three fields; a Burst Length field to set the length of burst data, an Addressing Mode selected bits to designate the column access sequence in a Burst cycle, and a CAS Latency field to set the access time in clock cycle.

The Mode Register is programmed by the Mode Register Set command when all banks are in the idle state. The data to be set in the Mode Register is transferred using the A0 to A11 address inputs. The initial value of the Mode Register after power - up is undefined; therefore the Mode Register Set command must be issued before proper operation.

- Burst Length field (A2 to A0)

This field specifies the data length for column access using the A2 to A0 pins and sets the Burst Length to be 1, 2, 4, 8 words, or full-page.

A2	A1	A0	Burst Length
0	0	0	1 word
0	0	1	2 words
0	1	0	4 words
0	1	1	8 words
1	1	1	Full-Page

- Addressing Mode Select (A3)

The Addressing Mode can be one of two modes; Interleave mode or Sequential mode. When the A3 bit is “0”, Sequential mode is selected. When the A3 bit is “1”, Interleave mode is selected. Both Addressing modes support burst length of 1, 2, 4 and 8 words. Additionally, Sequential mode supports the full-page burst.

A3	Addressing mode
0	Sequential
1	Interleave

- Addressing sequence of Sequential mode

A column access is performed by incrementing the column address input to the device. The address is varied by the Burst Length as shown in Table 2.

**Table 2 Addressing sequence for Sequential mode**

DATA	Access Address	Burst Length
Data 0	n	2 words (Address bits is A0) not carried from A0 to A1
Data 1	n + 1	
Data 2	n + 2	4 words (Address bits is A1, A0) not carried from A1 to A2
Data 3	n + 3	
Data 4	n + 4	8 words (Address bits is A2, A1, A0) not carried from A2 to A3
Data 5	n + 5	
Data 6	n + 6	
Data 7	n + 7	

- Addressing sequence of Interleave mode

A column access is started from the input column address and is performed by inverting the address bits in the sequence shown in Table 3.


**Table 3 Addressing sequence for Interleave mode**

DATA	ACCESS ADDRESS	Burst Length
Data 0	A7 A6 A5 A4 A3 A2 A1 A0	2 words
Data 1	A7 A6 A5 A4 A3 A2 A1 $\overline{A0}$	
Data 2	A7 A6 A5 A4 A3 A2 $\overline{A1}$ A0	4 words
Data 3	A7 A6 A5 A4 A3 A2 $\overline{A1}$ $\overline{A0}$	
Data 4	A7 A6 A5 A4 A3 $\overline{A2}$ A1 A0	8 words
Data 5	A7 A6 A5 A4 A3 $\overline{A2}$ A1 $\overline{A0}$	
Data 6	A7 A6 A5 A4 A3 $\overline{A2}$ $\overline{A1}$ A0	
Data 7	A7 A6 A5 A4 A3 $\overline{A2}$ $\overline{A1}$ $\overline{A0}$	

Addressing sequence example (Burst Length = 8 and input address is 13.)

DATA	Interleave mode									Sequential mode		calculated using A2, A1 and A0 bits.  not carry from A2 to A3 bit.
	A7	A6	A5	A4	A3	A2	A1	A0	ADD	ADD	ADD	
Data 0	0	0	0	0	1	1	0	1	13	13	13	
Data 1	0	0	0	0	1	1	0	0	12	13 + 1	14	
Data 2	0	0	0	0	1	1	1	1	15	13 + 2	15	
Data 3	0	0	0	0	1	1	1	0	14	13 + 3	8	
Data 4	0	0	0	0	1	0	0	1	9	13 + 4	9	
Data 5	0	0	0	0	1	0	0	0	8	13 + 5	10	
Data 6	0	0	0	0	1	0	1	1	11	13 + 6	11	
Data 7	0	0	0	0	1	0	1	0	10	13 + 7	12	

Read Cycle  $\overline{\text{CAS}}$  Latency = 3



●  $\overline{\text{CAS}}$  Latency field (A6 to A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first data read. The minimum values of  $\overline{\text{CAS}}$  Latency depends on the frequency of CLK. The minimum value which satisfies the following formula must be set in this field.

$$t_{\text{CAC}}(\text{min}) \leq \overline{\text{CAS}} \text{ Latency} \times t_{\text{CK}}$$

A6	A5	A4	$\overline{\text{CAS}}$ Latency
0	1	0	2 clock
0	1	1	3 clock

● Test mode entry bit (A7)

This bit is used to enter Test mode and must be set to “0” for normal operation.

● Reserved bits (A8, A10, BS)

These bits are reserved for future operations. They must be set to “0” for normal operation.

● Single Write mode (A9)

This bit is used to select the write mode. When the A9 bit is “0”, Burst Read and Burst Write mode are selected. When the A9 bit is “1”, Burst Read and Single Write mode are selected.

A9	Write Mode
0	Burst Read and Burst Write
1	Burst Read and Single Write



## 8. Refresh Operation

Two types of Refresh operation can be performed on the device: Auto Refresh and Self Refresh. Auto Refresh is similar to the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh of conventional DRAMs and is performed by issuing the Auto Refresh command while all banks are in the idle state. By repeating the Auto Refresh cycle, each bank in turn refreshed automatically. The Refresh operation must be performed 4096 times (rows) within 64ms (Figure 11). The period between the Auto Refresh command and the next command is specified by  $t_{\text{RC}}$ .

Self Refresh mode is entered by issuing the Self Refresh command (CKE asserted “low”) while all banks are in the idle state. The device is in Self Refresh mode for as long as CKE is held “low”. In the case of 4096 burst Auto Refresh commands, 4096 burst Auto Refresh commands must be performed within  $15.6\mu\text{s}$  before entering and exiting the Self Refresh mode. In the case of distributed Auto Refresh commands, distributed Auto Refresh commands must be issued every  $15.6\mu\text{s}$  and the last distributed Auto Refresh command must be performed within  $15.6\mu\text{s}$  before entering the Self Refresh mode. After exiting from the Self Refresh mode, the refresh operation must be performed within  $15.6\mu\text{s}$ . In Self Refresh mode all input/output buffers (except the CKE buffer) are disabled, resulting in lower power dissipation (Figure 12).

## 9. Power Down Mode

When the device enters the Power Down mode, all input/output buffers (except CKE buffer) are disabled resulting in lower power dissipation in the idle state. Power Down mode is entered by asserting CKE “low” while all banks are in the idle state. Taking CKE “high” exit this mode.


When CKE goes high, a No-operation command must be input at next CLK rising edge of CLK (Figure 13).

## 10. CLK suspension and Input/Output Mask

When the device is running a Burst cycle, the internal CLK is suspended by asserting CKE “low” and is frozen from the next cycle. A Read/Write operation is held intact until the CKE signal is taken “high”.


The Output Disable/Write Mask signal (DQM) has two functions, controlling the output data in a Read cycle and performing word mask in a Write cycle. When the DQM is asserted “high” at the positive edge of CLK, the output data is disabled after two clock cycles in the case of a Read operation and the write data is masked at the same clock cycle in the case of a Write operation. The timing relation between the CKE timing and DQM is described in Figure 21(a) and 21(b).

Figure15. Auto Precharge timing (Read cycle)



- Note)
- **Read** represents the Write with Auto Precharge command.
  - **AP** represents the start of internal precharging.
  - **Act** represents the Bank Activate command.
  - When the Auto Precharge command is asserted, the period from the Bank Activate command to the start of internal precharging must be at least  $t_{RAS(min)}$ .


**Figure16. Auto Precharge timing (Write cycle)**



- Note)
- **Write** represents the Write with Auto Precharge command.
  - **AP** represents the start of internal precharging.
  - **Act** represents the Bank Activate command.
  - When the Auto Precharge command is asserted, the period from the Bank Activate command to the start of internal precharging must be at least  $t_{RAS(min)}$ .

**Figure 17. Timing chart for Read-to-Write cycle**


In the case of Burst Length = 4




Note) • The output data must be masked by DQM to avoid I/O conflict.

**Figure 18. Timing chart for Write-to-Read cycle**

In the case of Burst Length = 4



**Figure 19. Timing chart for Burst Stop cycle (Burst stop command)**



**Figure20. Timing chart for Burst Stop cycle (Precharge command)**




Figure21(a). CKE/DQM Input timing (Write cycle)








Figure21(b). CKE, DQM Input timing (Read cycle)








Figure 22. Input Buffer Turn On Time after Power Down Mode



- Asynchronous Control  
Input Buffer turn on time after Power Down Mode is specified by  $t_{CKS(min)} + t_{CK(min)}$ .

A)  $t_{CK} < t_{CKS(min)} + t_{CK(min)}$



B)  $t_{CK} \geq t_{CKS(min)} + t_{CK(min)}$



- NOTE) • All Input Buffer (Include CLK Buffer) are turned off in the Power Down mode and Self Refresh mode
-  represents the No-Operation command.
  -  represents one command.

PACKAGE DIMENSIONS (TSOPII 86 - P - 400 - 0.50)

Unit in mm

