## SX-A Family FPGAs

## Leading-Edge Performance

- 250 MHz System Performance
- 4.2ns Clock-to-Out (Pad-to-Pad)
- 350 MHz Internal Performance


## Specifications

- 12,000 to 108,000 Available System Gates
- Up to 360 User-Programmable I/0 Pins
- Up to 2,012 Dedicated Flip-Flops
- $0.22 \mu / 0.25 \mu$ CMOS Process Technology


## Features

- Hot-Swap Compliant I/Os
- Power-Up/Down Friendly (No Sequencing Required for Supply Voltages)
- 66 MHz PCI Compliant
- CPLD and FPGA Integration
- Single-Chip Solution
- Nonvolatile
- Configurable I/0 Support for 3.3V/5.0V PCI, 5.0V TTL, and 2.5 V/3.3V LVTTL
- $2.5 \mathrm{~V}, 3.3 \mathrm{~V}$, and 5.0 V Mixed Voltage Operation with 5.0 V Input Tolerance and 5.0V Drive Strength
- Configurable Weak-Resistor Pull-up or Pull-down for Tristated Outputs at Power Up
- Individual Output Slew Rate Control
- Up to $100 \%$ Resource Utilization and 100\% Pin Locking
- Very Low Power Consumption
- Deterministic, User-Controllable Timing
- Unique In-System Diagnostic and Verification Capability with Silicon Explorer II
- Boundary Scan Testing in Compliance with IEEE Standard 1149.1 (JTAG)
- Secure Programming Technology Prevents Reverse Engineering and Design Theft


## SX-A Product Profile

| Device | A54SX08A | A54SX16A | A54SX32A | A54SX72A |
| :---: | :---: | :---: | :---: | :---: |
| Capacity |  |  |  |  |
| Typical Gates | 8,000 | 16,000 | 32,000 | 72,000 |
| System Gates | 12,000 | 24,000 | 48,000 | 108,000 |
| Logic Modules | 768 | 1,452 | 2,880 | 6,036 |
| Combinatorial Cells | 512 | 924 | 1,800 | 4,024 |
| Register Cells |  |  |  |  |
| Dedicated Flip-Flops | 256 | 528 | 1,080 | 2,012 |
| Maximum Flip-Flops | 512 | 990 | 1,980 | 4,024 |
| Maximum User I/Os | 130 | 180 | 249 | 360 |
| Global Clocks | 3 | 3 | 3 | 3 |
| Quadrant Clocks | 0 | 0 | 0 | 4 |
| Boundary Scan Testing | Yes | Yes | Yes | Yes |
| 3.3V/5.0V PCI | Yes | Yes | Yes | Yes |
| Clock-to-Out | 4.2 ns | 4.6 ns | 4.7 ns | 5.8 ns |
| Input Set-Up (External) | 0 ns | 0 ns | 0 ns | 0 ns |
| Speed Grades | -F, Std, -1, -2, -3 | -F, Std, -1, -2, -3 | -F, Std, -1, -2, -3 | -F, Std, -1, -2, -3 |
| Temperature Grades | C, I | C, I, M | C, I, M | C, I, M |
| Package (by pin count) |  |  |  |  |
| PQFP | 208 | 208 | 208 | 208 |
| TQFP | 100, 144 | 100, 144 | 100, 144, 176 | - |
| PBGA | - | - | 329 | - |
| FBGA | 144 | 144, 256 | 144, 256, 484 | 256, 484 |

## General Description

Actel's SX-A family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX-A devices simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

Actel's SX-A architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX-A devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast
counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/0 module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five ( 90 percent of connections typically use only three or fewer antifuses). The unique local and general routing structure featured in SX-A devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX-A's flexible routing structure is a hard-wired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clock-to-out or fast input set-up times. SX-A devices have easy-to-use I/0 cells that do not require HDL instantiation, facilitating design re-use and reducing design and verification time.

## Ordering Information



## Product Plan

|  | Speed Grade* |  |  |  |  | Application |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | -F | Std | -1 | -2 | -3 | C | $\mathrm{I}^{\dagger}$ | M ${ }^{+}$ |
| A54SX08A Device |  |  |  |  |  |  |  |  |
| 100-Pin Thin Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | $\checkmark$ | - |
| 144-Pin Thin Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | $\checkmark$ | - |
| 208-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $v$ | $\checkmark$ | - |
| 144-Pin Fine Pitch Ball Grid Array (FBGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | $\checkmark$ | $\checkmark$ | - |
| A54SX16A Device |  |  |  |  |  |  |  |  |
| 100-Pin Thin Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P |
| 144-Pin Thin Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P |
| 208-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P |
| 144-Pin Fine Pitch Ball Grid Array (FBGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | P | - |
| 256-Pin Fine Pitch Ball Grid Array (FBGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P | P | - |
| A54SX32A Device |  |  |  |  |  |  |  |  |
| 100-Pin Thin Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P |
| 144-Pin Thin Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P |
| 176-Pin Thin Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $v$ | $\checkmark$ | P |
| 208-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P |
| 144-Pin Fine Pitch Ball Grid Array (FBGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 256-Pin Fine Pitch Ball Grid Array (FBGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 329-Pin Plastic Ball Grid Array (PBGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 484-Pin Fine Pitch Ball Grid Array (FBGA) | $\checkmark$ | $\checkmark$ | $\nu$ | $\nu$ | $\checkmark$ | $\nu$ | $\nu$ | - |
| A54SX72A Device |  |  |  |  |  |  |  |  |
| 208-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P |
| 256-Pin Fine Pitch Ball Grid Array (FBGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 484-Pin Fine Pitch Ball Grid Array (FBGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |

Contact your Actel sales representative for product availability.

Applications: $\quad C=$ Commercial Availability: $\boldsymbol{\checkmark}=$ Available
$I=$ Industrial $\quad P=$ Planned
$M=$ Military $\quad$ = Not Planned
*Speed Grade: -1 = Approx. 15\% faster than Standard
-2 = Approx. 25\% faster than Standard
-3 = Approx. 35\% faster than Standard
$-F=$ Approx. $40 \%$ slower than Standard
† Only Std, -1, -2 Speed Grade

- Only Std, -1 Speed Grade


## Plastic Device Resources

| Device | User I/Os (including clock buffers) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { PQFP } \\ & \text { 208-Pin } \end{aligned}$ | $\begin{aligned} & \text { TQFP } \\ & \text { 100-Pin } \end{aligned}$ | $\begin{aligned} & \text { TQFP } \\ & \text { 144-Pin } \end{aligned}$ | $\begin{aligned} & \text { TQFP } \\ & \text { 176-Pin } \end{aligned}$ | $\begin{aligned} & \text { PBGA } \\ & \text { 329-Pin } \end{aligned}$ | $\begin{aligned} & \text { FBGA } \\ & \text { 144-Pin } \end{aligned}$ | $\begin{aligned} & \text { FBGA } \\ & \text { 256-Pin } \end{aligned}$ | $\begin{aligned} & \text { FBGA } \\ & \text { 484-Pin } \end{aligned}$ |
| A54SX08A | 130 | 81 | 113 | - | - | 111 | - | - |
| A54SX16A | 175 | 81 | 113 | - | - | 111 | 180 | - |
| A54SX32A | 174 | 81 | 113 | 147 | 249 | 111 | 203 | 249 |
| A54SX72A | 171 | - | - | - | - | - | 203 | 360 |

Contact your Actel sales representative for product availability.

## Package Definitions

$P Q F P=$ Plastic Quad Flat Pack, TQFP $=$ Thin Quad Flat Pack, PBGA $=1.27 \mathrm{~mm}$ Plastic Ball Grid Array, FBGA $=1.0 \mathrm{~mm}$ Fine Pitch Ball Grid Array.

## SX-A Family Architecture

The SX-A family architecture was designed to satisfy next-generation performance and integration requirements for production-volume designs in a broad range of applications.

## Programmable Interconnect Element

The SX-A family provides efficient use of silicon by locating the routing interconnect resources between the top two metal layers (Figure 1). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.
Interconnection between these logic modules is achieved using Actel's patented metal-to-metal programmable
antifuse interconnect elements. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.
The extremely small size of these interconnect elements gives the SX-A family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and since SX-A is a nonvolatile, single-chip solution, there is no configuration bitstream to intercept.
Additionally, the interconnect (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.


Note: A54SX72A has 4 layers of metal with the antifuse between Metal 3 and Metal 4.
Figure 1 •SX-A Family Interconnect Elements

## Logic Module Design

The SX-A family architecture is described as a "sea-of-modules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. Actel's SX-A family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).
The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional flexibility while allowing mapping of synthesized functions into the SX-A FPGA. The clock source for the R-cell can be chosen from either the hard-wired clock, the routed clocks, or internal logic.

The C-cell implements a range of combinatorial functions up to 5 inputs (Figure 3 on page 6). Inclusion of the DB input and its associated inverter function increases the number of combinatorial functions that can be implemented in a single module from 800 options (as in previous architectures) to more than 4,000 in the SX-A architecture. An example of the improved flexibility enabled by the inversion capability is the ability to integrate a 3 -input exclusive-0R function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 1.9 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.

## Chip Architecture

The SX-A family's chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

## Module Organization

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called Clusters. There are two types of Clusters: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.
To increase design efficiency and device performance, Actel has further organized these modules into SuperClusters (Figure 4 on page 6). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX-A devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.

## Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called FastConnect and DirectConnect, which enable extremely fast and predictable interconnection of modules within Clusters and SuperClusters (Figure 5 and Figure 6 on page 7). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.


Figure 2 • $R$-Cell


Figure 3 • C-Cell


Figure 4 •Cluster Organization


DirectConnect

- No antifuses
- 0.1 ns routing delay


FastConnect

- One antifuse
- 0.3 ns routing delay
$\qquad$
Routing Segments
- Typically 2 antifuses
- Max. 5 antifuses

Type 1 SuperClusters

Figure 5 - DirectConnect and FastConnect for Type 1 SuperClusters


Figure 6 • DirectConnect and FastConnect for Type 2 SuperClusters

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-cell in a given SuperCluster. DirectConnect uses a hard-wired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns .

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.3 ns .

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. Actel's segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

## Clock Resources

Actel's high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select MUX in each R-cell. HCLK cannot be connected to combinational logic. This provides a fast propagation path for the clock signal, enabling the 4.2ns clock-to-out (pad-to-pad) performance of the SX-A devices. The hard-wired clock is tuned to provide clock skew is less than 0.2 ns worst case.
The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic
signals within the SX-A device. CLKA and CLKB may be connected to sequential cells or to combinational logic. If CLKA or CLKB is sourced from internal logic signals then the external clock pin cannot be used for any other input and must be tied low or high. Figure 7 describes the clock circuit used for the constant load HCLK. Figure 8 describes the CLKA and CLKB circuit used in SX-A devices with the exception of A54SX72A. The CLKA, CLKB, and QCLK circuits for A54SX72A are shown in Figure 9.


Figure 7 • SX-A Constant Load Clock Pad


Note: $\quad$ This does not include the clock pad for A54SX72A.
Figure 8 - SX-A Clock Pads


Figure 9 • A54SX72A Clock/QClock Pads

In addition, the A54SX72A device provides four quadrant clocks (QCLKA, QCLKB, QCLKC, QCLKD), which can be sourced from external pins or from internal logic signals within the device. Each of these clocks can individually drive up to a quarter of the chip, or they can be grouped together to drive multiple quadrants. For more information, refer to "Pin Description" on page 50.

## Other Architectural Features

## Technology

Actel's SX-A family is implemented on a high-voltage twin-well CMOS process using $0.22 \mu / 0.25 \mu$ design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25 ohms with capacitance of 1.0 fF for low signal impedance.

## Performance

The combination of architectural features described above enables SX-A devices to operate with internal clock frequencies exceeding 350 MHz , enabling very fast execution of even complex logic functions. Thus, the SX-A family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX-A device with dramatic improvements in cost and time-to-market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance.

## I/O Modules

Each I/O on an SX-A device can be configured as an input, an output, a tristate output, or a bidirectional pin. Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 4.2 ns . I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX-A FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time. See Table 1 for more information.

SX-A I/O's are designed to be driven by high speed push-pull devices with a low resistance pull-up device. If the input voltage is greater than VCCI and a fast push-pull device is not used, a voltage divider may be created with the high resistance pull-up of the driver, and the internal circuitry of the SX-A I/O. This voltage divider may pull the input voltage below spec for some devices connected to the driver so a logic '1' may not be correctly realized. Also, a small pull-down current may be generated by an internal detection circuit.

Table 1 - I/O Features

| Function | Description |
| :---: | :---: |
| 4 Level | - 2.5V/3.3V LVTTL |
| Selections | - 3.3 V PCI |
|  | - 5V CMOS |
|  | - 5V PCI/TTL |
| Output Buffer | "Hot-Swap" Capability |
|  | - I/O on an unpowered device does not sink current |
|  | - Can be used for "cold-sparing" |
|  | Selectable on an individual I/O basis |
|  | Individually selectable low-slew option |
| 3.3 V PCI | Individually selectable current clamp preventing reflection of a signal greater than $3.3 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CCI}}\right)$ |
| Power Up | Individually selectable pull-ups and pull-downs during power up (default is to power up in tristate) |
|  | Enables deterministic power up of device |
|  | $\mathrm{V}_{\text {CCA }}$ and $\mathrm{V}_{\text {CCI }}$ can be powered in any order |

For example, if an open drain driver is used with a pull-up resistor to 5 V to provide the logic ' 1 ' input, and VCCI is set to 3.3V on the SX-A device, the input signal may be pulled down by the SX-A input.

## Hot Swapping

SX-A I/Os can be configured to be hot swappable in compliance with Compact PCI Specification. During power-up/down (or partial up/down), all I/Os are tristated. $\mathrm{V}_{\mathrm{CCA}}$ and $\mathrm{V}_{\mathrm{CCI}}$ do not have to be stable during power up/down, and they do not require a specific power-up or power-down sequence in order to avoid damage to the SX-A devices. After the SX-A device is plugged into an electrically active system, the device will not degrade the reliability of or cause damage to the host system. The device's output pins are driven to a high impedance state until normal chip operating conditions are reached. Please see Actel's web site for future Application Notes concerning Hot Swapping.

## Power Requirements

The SX-A family supports $2.5 \mathrm{~V} / 3.3 \mathrm{~V} / 5.0 \mathrm{~V}$ mixed voltage operation and is designed to tolerate 5.0 V inputs in each case (Table 2 on page 10). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (SRAM or EPROM do), making it the lowest-power architecture FPGA available today.

## Table 2 - Supply Voltages

|  |  |  | Maximum <br> Input <br> Tolerance | Maximum <br> Output <br> Drive |
| :---: | :---: | :---: | :---: | :---: |
| A54SX08A <br> A54SX16A <br> A54SX32A | 2.5 V | 2.5 V | 5.0 V | 2.5 V |
| A54SX72A | 3.3 V | 5.0 V | 3.3 V |  |
|  | 2.5 V | 5.0 V | 5.0 V | 5.0 V |

## Boundary Scan Testing (BST)

All SX-A devices are IEEE 1149.1 compliant. SX-A devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins in conjunction with the program fuse. The functionality of each pin is described in Table 3. In the dedicated test mode, TCK, TDI and TD0 are dedicated pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of $10 \mathrm{k} \Omega$. TMS can be pulled LOW to initiate the test sequence.

Table 3 - Boundary Scan Pin Functionality

| Program Fuse Blown <br> (Dedicated Test Mode) | Program Fuse Not Blown <br> (Flexible Mode) |
| :--- | :--- |
| TCK, TDI, TDO are | TCK, TDI, TDO are flexible |
| dedicated BST pins | and may be used as I/Os |
| No need for pull-up resistor <br> for TMS | Use a pull-up resistor of <br> $10 \mathrm{k} \Omega$ on TMS |

## Configuring Diagnostic Pins

The JTAG and Probe pins (TDI, TCK, TMS, TDO, PRA, and PRB) are placed in the desired mode by selecting the appropriate check boxes in the "Variation" dialog window. This dialog window is accessible through the Design Setup Wizard under the Tools menu in Actel's Designer software.

## TRST pin

When the "Reserve JTAG Reset" box is checked (default setting in Designer software), the TRST pin will become a Boundary Scan Reset pin. In this mode, the TRST pin will function as an asynchronous, active-low input to initialize or reset the BST circuit. An internal pull-up resistor will be automatically enabled on the TRST pin.

The TRST pin will function as a user I/O when "Reserve JTAG Reset" box is not checked. The internal pull-up resistor will be disabled in this mode.

## Dedicated Test mode

When the "Reserve JTAG" box is checked, the SX-A is placed in Dedicated Test mode, which configures the TDI, TCK, and TDO pins for BST or in-circuit verification with Silicon Explorer II. An internal pull-up resistor is automatically enabled on both the TMS and TDI pins. In Dedicated test mode, TCK, TDI, and TD0 are dedicated test pins and become unavailable for pin assignment in the Pin Editor. The TMS pin will function as specified in the IEEE 1149.1 (JTAG) Specification.

## Flexible mode

When the "Reserve JTAG" box is not selected (default setting in Designer software), the SX-A is placed in Flexible mode, which allows the TDI, TCK, and TD0 pins to function as user I/Os or BST pins. In this mode the internal pull-up resistors on the TMS and TDI pins are disabled. An external 10 K ohm pull-up resistor to VCCI is required on the TMS pin. The TDI, TCK, and TD0 pins are transformed from user I/Os into BST pins when a rising edge on TCK is detected while TMS is at logical low. Once the BST pins are in test mode they will remain in BST mode until the internal BST state machine reaches the "logic reset" state. At this point the BST pins will be released and will function as regular I/0 pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set to logical HIGH.

The Program fuse determines whether the device is in Dedicated Test or Flexible mode. The default (fuse not programmed) is Flexible mode.

## Development Tool Support

The SX-A devices are fully supported by Actel's line of FPGA development tools, including the Actel DeskTOP series and Designer tools. The Actel DeskTOP series is an integrated design environment for PCs that includes design entry, simulation, synthesis, and place-and-route tools. Designer, Actel's suite of FPGA development point tools for PCs and Workstations, includes the ACTgen Macro Builder, timing driven place-and-route analysis tools, and fuse file generation.

In addition, the SX-A devices contain internal probe circuitry that provides built-in access to the output of every C-cell, R-cell, and routed clock in the design, enabling 100-percent real-time observation and analysis of a device's internal logic nodes without design iteration. The probe circuitry is accessed by Silicon Explorer II, an easy-to-use integrated verification and logic analysis tool that can sample data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to only a few seconds.

## SX-A Probe Circuit Control Pins

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS and TD0) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 10 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification. The TRST pin is equipped with an internal pull-up resistor. To remove the boundary scan state machine from the reset state during probing, it is recommended that the TRST pin be left floating.

## Design Considerations

For prototyping, the TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Because these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the security fuse should not be programmed during prototyping because doing so disables the probe circuitry.


Figure 10 - Probe Setup

### 2.5V/3.3V/5.0V Operating Conditions

## Absolute Maximum Ratings ${ }^{1}$

| Symbol | Parameter | Limits | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CCI}}$ | DC Supply Voltage | -0.3 to +6.0 | V |
| $\mathrm{~V}_{\mathrm{CCA}}$ | DC Supply Voltage | -0.3 to +3.0 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | -0.5 to +5.5 | V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage | -0.5 to $+\mathrm{V}_{\mathrm{CCI}}+0.5$ | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the Recommended Operating Conditions.

Recommended Operating Conditions

| Parameter | Commercial | Industrial | Military | Units |
| :--- | :---: | :---: | :---: | :---: |
| Temperature <br> Range $^{1}$ | 0 to +70 | -40 to +85 | -55 to <br> +125 | ${ }^{\circ} \mathrm{C}$ |
| 2.5V Power <br> Supply <br> Tolerance | $\pm 8$ | $\pm 8$ | $\pm 8$ | $\% \mathrm{~V}_{\mathrm{CCI}}$ |
| 3.3V Power <br> Supply <br> Tolerance | $\pm 9$ | $\pm 9$ | $\pm 9$ | $\% \mathrm{~V}_{\mathrm{CCI}}$ |
| 5.0V Power <br> Supply <br> Tolerance | $\pm 5$ | $\pm 10$ | $\pm 10$ | $\% \mathrm{~V}_{\mathrm{CCI}}$ |

## Note:

1. Ambient temperature ( $T_{A}$ ) is used for commercial and industrial; case temperature ( $T_{C}$ ) is used for military.

### 3.3V and 5.0V Electrical Specifications

| Symbol | Parameter | Commercial |  | Industrial |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \left(\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}\right)(\mathrm{TTL}) \\ & \left(\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}\right)(\mathrm{TTL}) \end{aligned}$ | 2.4 | $\mathrm{V}_{\mathrm{CCI}}$ | 2.4 | $\mathrm{V}_{\mathrm{CCI}}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \left(\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}\right)(\mathrm{TTL}) \\ & \left(\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}\right)(\mathrm{TTL}) \end{aligned}$ |  | 0.5 |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 |  | 2.0 |  | V |
| $I_{\text {IL }} / I_{\text {IH }}$ | Input Leakage Current, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CCI}}$ or GND | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | 3-State Output Leakage Current, $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CCI}}$ or GND | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $t_{R}, t_{F}$ | Input Transition Time $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ |  | 10 |  | 10 | ns |
| $\mathrm{C}_{10}$ | I/O Capacitance |  | 10 |  | 10 | pF |
| $\mathrm{I}_{\mathrm{CC}}{ }^{1}$ | Standby Current |  | 10 |  | 20 | mA |
| IV Curve ${ }^{2}$ | Can be converted from the IBIS model on the web. |  |  |  |  |  |

Notes:

1. Individual device data is available in the www.actel.com/guru.
2. The IBIS model can be found at www.actel.com/support/support/support_ibis.html.

### 2.5V Electrical Specifications

| Symbol | Parameter |  | Commercial |  | Industrial |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\left(\mathrm{l}_{\mathrm{OH}}=-100 \mu \mathrm{~A}\right)$ | 2.1 |  | 2.1 |  | V |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\left(\mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}\right)$ | 2.0 |  | 2.0 |  | V |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\left(\mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA}\right)$ | 1.7 |  | 1.7 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\left(\mathrm{l}_{\mathrm{OL}}=100 \mu \mathrm{~A}\right)$ |  | 0.2 |  | 0.2 | V |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | $\left(\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}\right)$ |  | 0.4 |  | 0.4 | V |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | ( $\left.\mathrm{IOL}_{\text {l }}=2 \mathrm{~mA}\right)$ |  | 0.7 |  | 0.7 | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage, $\mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {VOL(max }}$ |  | -0.3 | 0.7 | -0.3 | 0.7 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage, $\mathrm{V}_{\text {OUT }} \geq \mathrm{V}_{\mathrm{VOH}(\text { min }}$ |  | 1.7 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | 1.7 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{l}_{\mathrm{OZ}}$ | 3-State Output Leakage Current, $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CCI}}$ or GND |  | -10 | 10 | -10 | 10 | $\mu \mathrm{A}$ |
| $t_{\text {R }}, t_{\text {F }}$ | Input Transition Time $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ |  | 10 |  | 10 |  | ns |
| $\mathrm{C}_{1 \mathrm{O}}$ | I/O Capacitance |  | 10 |  | 10 |  | pF |
| $\mathrm{I}_{\mathrm{CC}}{ }^{1}$ | Standby Current |  | 10 |  | 20 |  | mA |
| IV Curve ${ }^{2}$ | Can be converted from the IBIS model on the web. |  |  |  |  |  |  |

## Notes:

1. Individual device data is available in the www.actel. com/guru.
2. The IBIS model can be found at www.actel.com/support/support/support_ibis.html.

## PCI Compliance for the SX-A Family

The SX-A family supports 3.3 V and 5 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

## DC Specifications (5.0V PCI Operation)

| Symbol | Parameter | Condition | Min. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CCA}}$ | Supply Voltage for Array |  | 2.3 | 2.7 | V |
| $\mathrm{~V}_{\mathrm{CCI}}$ | Supply Voltage for I/Os |  | 4.75 | 5.25 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 | $\mathrm{~V}_{\mathrm{CCI}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage |  | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Leakage Current $^{1}$ | $\mathrm{~V}_{\mathrm{IN}}=2.7$ |  | 70 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Leakage Current $^{1}$ | $\mathrm{~V}_{\mathrm{IN}}=0.5$ |  | -70 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OUT}}=-2 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage $^{2}$ | $I_{\text {OUT }}=3 \mathrm{~mA}, 6 \mathrm{~mA}$ |  | 0.55 | V |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Pin Capacitance $^{3}$ |  |  | 5 | 12 |
| $\mathrm{C}_{\mathrm{CLK}}$ | CLK Pin Capacitance |  | pF |  |  |

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull up must have 6 mA ; the latter includes, FRAME\#, IRDY\#, TRDY\#, DEVSEL\#, STOP\#, SERR\#, PERR\#, LOCK\#, and, when used AD[63::32], C/BE[7::4]\#, PAR64, REQ64\#, and ACK64\#.
3. Absolute maximum pin capacitance for a PCI input is 10 pF ( except for CLK).

## AC Specifications (5.0V PCI Operation)

| Symbol | Parameter | Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\mathrm{OH}}(\mathrm{AC})$ | Switching Current High | $0<\mathrm{V}_{\text {OUT }} \leq 1.4{ }^{1}$ | -44 |  | mA |
|  |  | $1.4 \leq \mathrm{V}_{\text {OUT }}<2.4^{1,2}$ | $\left(-44+\left(\mathrm{V}_{\text {OUT }}-1.4\right) / 0.024\right)$ |  | mA |
|  |  | $3.1<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\text {CCI }}{ }^{1,3}$ |  | Equation A on page 15 |  |
|  | (Test Point) | $\mathrm{V}_{\text {OUT }}=3.1^{3}$ |  | -142 | mA |
| ${ }^{\text {I OL(AC) }}$ | Switching Current Low | $\mathrm{V}_{\text {OUT }} \geq 2.2^{1}$ | 95 |  | mA |
|  |  | $2.2>\mathrm{V}_{\text {OUT }}>0.55{ }^{1}$ | ( $\mathrm{V}_{\text {OUT }} / 0.023$ ) |  | mA |
|  |  | $0.71>\mathrm{V}_{\text {OUT }}>0^{1,3}$ |  | Equation B on page 15 |  |
|  | (Test Point) | $\mathrm{V}_{\text {OUT }}=0.71^{3}$ |  | 206 | mA |
| $\mathrm{I}_{\mathrm{CL}}$ | Low Clamp Current | $-5<\mathrm{V}_{\text {IN }} \leq-1$ | $-25+\left(\mathrm{V}_{\text {IN }}+1\right) / 0.015$ |  | mA |
| slew $_{\text {R }}$ | Output Rise Slew Rate | 0.4 V to 2.4 V load ${ }^{4}$ | 1 | 5 | $\mathrm{V} / \mathrm{ns}$ |
| slew $_{\text {F }}$ | Output Fall Slew Rate | 2.4 V to 0.4 V load ${ }^{4}$ | 1 | 5 | V/ns |

## Notes:

1. Refer to the V/I curves in Figure 11 on page 15. Switching current characteristics for REQ\# and GNT\# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST\#, which are system outputs. "Switching Current High" specifications are not relevant to SERR\#, INTA\#, INTB\#, INTC\#, and INTD\#, which are open drain outputs.
2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums ( $A$ and $B$ ) are provided with the respective diagrams in Figure 11 on page 15. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.


Figure 11 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.


Figure 11 - 5.0V PCI V/I Curve for SX-A Family

Equation A

$$
\begin{gathered}
\mathrm{I}_{\mathrm{OH}}=11.9 *\left(\mathrm{~V}_{\text {OUT }}-5.25\right) *\left(\mathrm{~V}_{\text {OUT }}+2.45\right) \\
\text { for } \mathrm{V}_{\text {CII }}>\mathrm{V}_{\text {OUT }}>3.1 \mathrm{~V}
\end{gathered}
$$

Equation B

$$
\begin{aligned}
& \mathrm{I}_{\text {OL }}=78.5 * \mathrm{~V}_{\text {OUT }} *\left(4.4-\mathrm{V}_{\text {OUT }}\right) \\
& \quad \text { for } 0 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<0.71 \mathrm{~V}
\end{aligned}
$$

## DC Specifications (3.3V PCI Operation)

| Symbol | Parameter | Condition | Min. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CCA}}$ | Supply Voltage for Array |  | 2.3 | 2.7 | V |
| $\mathrm{~V}_{\mathrm{CCI}}$ | Supply Voltage for I/Os |  | 3.0 | 3.6 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage |  | $0.5 \mathrm{~V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage |  | -0.5 | $0.3 \mathrm{~V}_{\mathrm{CCI}}$ | V |
| $\mathrm{I}_{\mathrm{IPU}}$ | Input Pull-up Voltage $^{1}$ |  | $0.7 \mathrm{~V}_{\mathrm{CCI}}$ |  | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Current $^{2}$ | $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{CCI}}$ | -10 | +10 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | $I_{\text {OUT }}=-500 \mu \mathrm{~A}$ | $0.9 \mathrm{~V}_{\mathrm{CCI}}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $I_{\text {OUT }}=1500 \mu \mathrm{~A}$ |  | $0.1 \mathrm{~V}_{\mathrm{CCI}}$ | V |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Pin Capacitance $^{3}$ |  |  | 10 | pF |
| $\mathrm{C}_{\mathrm{CLK}}$ | CLK Pin Capacitance |  | 5 | 12 | pF |

## Notes:

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.
2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (exceptfor CLK).

## AC Specifications (3.3V PCI Operation)

| Symbol | Parameter | Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\mathrm{O}} \mathrm{O}(\mathrm{AC})$ | Switching Current High | $0<\mathrm{V}_{\text {OUT }} \leq 0.3 \mathrm{~V}_{\text {CCI }}{ }^{1}$ | $-12 \mathrm{~V}_{\mathrm{CCI}}$ |  | mA |
|  |  | $0.3 \mathrm{~V}_{\mathrm{CCI}} \leq \mathrm{V}_{\text {OUT }}<0.9 \mathrm{~V}_{\mathrm{CCI}}{ }^{1}$ | $\left(-17.1+\left(\mathrm{V}_{\mathrm{CCI}}-\mathrm{V}_{\mathrm{OUT}}\right)\right)$ |  | mA |
|  |  | $0.7 \mathrm{~V}_{\mathrm{CCI}}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{CCI}}{ }^{1,2}$ |  | Equation C on page 17 |  |
|  | (Test Point) | $\mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}_{\text {CC }}{ }^{2}$ |  | $-32 \mathrm{~V}_{\mathrm{CCI}}$ | mA |
| IOL(AC) | Switching Current Low | $\mathrm{V}_{\mathrm{CCI}}>\mathrm{V}_{\text {OUT }} \geq 0.6 \mathrm{~V}_{\mathrm{CCI}}{ }^{1}$ | $16 \mathrm{~V}_{\mathrm{CCI}}$ |  | mA |
|  |  | $0.6 \mathrm{~V}_{\mathrm{CCI}}>\mathrm{V}_{\text {OUT }}>0.1 \mathrm{~V}_{\mathrm{CCI}}{ }^{1}$ | (26.7 $\mathrm{V}_{\text {OUT }}$ ) |  | mA |
|  |  | $0.18 \mathrm{~V}_{\mathrm{CCI}}>\mathrm{V}_{\text {OUT }}>0^{1,2}$ |  | Equation D on page 17 |  |
|  | (Test Point) | $\mathrm{V}_{\text {OUT }}=0.18 \mathrm{~V}_{\text {CC }}{ }^{2}$ |  | $38 \mathrm{~V}_{\mathrm{CCI}}$ | mA |
| $\mathrm{I}_{\mathrm{CL}}$ | Low Clamp Current | $-3<\mathrm{V}_{\text {IN }} \leq-1$ | $-25+\left(\mathrm{V}_{\text {IN }}+1\right) / 0.015$ |  | mA |
| $\mathrm{I}_{\mathrm{CH}}$ | High Clamp Current | $\mathrm{V}_{\mathrm{CCI}}+4>\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CCI}}+1$ | $25+\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{CCI}}-1\right) / 0.015$ |  | mA |
| slew $_{\text {R }}$ | Output Rise Slew Rate | $0.2 \mathrm{~V}_{\mathrm{CCI}}$ to $0.6 \mathrm{~V}_{\mathrm{CCI}}$ load $^{3}$ | 1 | 4 | V/ns |
| slew $_{\text {F }}$ | Output Fall Slew Rate | $0.6 \mathrm{~V}_{\mathrm{CCI}}$ to $0.2 \mathrm{~V}_{\mathrm{CCI}}$ load $^{3}$ | 1 | 4 | V/ns |

Notes:

1. Refer to the V/I curves in Figure 12 on page 17. Switching current characteristics for REQ\# and GNT\# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST\#, which are system outputs. "Switching Current High" specifications are not relevant to SERR\#, INTA\#, INTB\#, INTC\#, and INTD\#, which are open drain outputs.
2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 12 on page 1\%. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.


Figure 12 shows the 3.3V PCI V/I curve and the minimum and maximum PCI drive characteristics of the SX-A family.


Figure 12 - 3.3V PCI V/I Curve for SX-A Family

$$
\begin{aligned}
& \text { Equation C } \\
& \qquad \mathrm{I}_{0 \mathrm{H}}=\left(98.0 / \mathrm{V}_{\mathrm{CCI}}\right) *\left(\mathrm{~V}_{\text {OUT }}-\mathrm{V}_{\mathrm{CCI}}\right) *\left(\mathrm{~V}_{\text {OUT }}+0.4 \mathrm{~V}_{\mathrm{CCI}}\right) \\
& \quad \text { for } 0.7 \mathrm{~V}_{\mathrm{CCI}}<\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\mathrm{CCI}}
\end{aligned}
$$

Equation D

$$
\begin{gathered}
\mathrm{I}_{\text {OL }}=\left(256 / \mathrm{V}_{\mathrm{CCI}}\right) * \mathrm{~V}_{\text {OUT }} *\left(\mathrm{~V}_{\mathrm{CCI}}-\mathrm{V}_{\text {OUT }}\right) \\
\\
\text { for } 0 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<0.18 \mathrm{~V}_{\mathrm{CCI}}
\end{gathered}
$$

## Junction Temperature ( $\mathrm{T}_{\mathbf{J}}$ )

The temperature variable in the Designer Series software refers to the junction temperature, not the ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Equation 9, shown below, can be used to calculate junction temperature.

$$
\begin{equation*}
\text { Junction Temperature }=\Delta T+T_{a} \tag{9}
\end{equation*}
$$

Where:
$\mathrm{T}_{\mathrm{a}}=$ Ambient Temperature
$\Delta \mathrm{T}=$ Temperature gradient between junction (silicon) and ambient

$$
\begin{equation*}
\Delta \mathrm{T}=\theta_{\mathrm{j} a} * \mathrm{P} \tag{10}
\end{equation*}
$$

$\mathrm{P}=$ Power
$\theta_{\mathrm{ja}}=$ Junction to ambient of package. $\theta_{\mathrm{ja}}$ numbers are located in the Package Thermal Characteristics table below.

## Package Thermal Characteristics

The device junction-to-case thermal characteristic is $\theta_{\mathrm{j}}$, and the junction-to-ambient air characteristic is $\theta_{\mathrm{ja}}$. The thermal characteristics for $\theta_{\mathrm{ja}}$ are shown with two different air flow rates.
The maximum junction temperature is $150^{\circ} \mathrm{C}$.
A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:

Maximum Power Allowed $=\frac{\text { Max. junction temp. }\left({ }^{\circ} \mathrm{C}\right)-\text { Max. ambient temp. }\left({ }^{\circ} \mathrm{C}\right)}{\theta_{j a}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)}=\frac{150^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}}{28^{\circ} \mathrm{C} / \mathrm{W}}=2.86 \mathrm{~W}$

## Package Thermal Characteristics

$\left.\begin{array}{|lccccc|}\hline \text { Package Type } & \text { Pin Count } & \theta_{\text {jc }} & \begin{array}{c}\theta_{\text {ja }} \\ \text { Still } \mathbf{A i r}\end{array} & \begin{array}{c}\theta_{\mathbf{j a}} \\ \mathbf{3 0 0} \mathbf{f t / m i n}\end{array} & \text { Units }\end{array}\right]$

1. The SX-A PQ208 package has a heat spreader for A54SX16A, A54SX32A, and A54SX72A.
2. The A54SX08A PQ208 has no heat spreader.

## SX-A Timing Model*


*Values shown for A54SX08A-3, worst-case commercial conditions at 3.3V PCI, with standard place-and-route.

## Hard-Wired Clock

External Setup $=\mathrm{t}_{\text {INYH }}+\mathrm{t}_{\text {RD1 }}+\mathrm{t}_{\text {SUD }}-\mathrm{t}_{\text {HCKL }}$

$$
=0.6+0.3+0.4-1.1=-0.2 \mathrm{~ns}
$$

Clock-to-Out (Pin-to-Pin)

$$
\begin{aligned}
& =\mathrm{t}_{\mathrm{HCKL}}+\mathrm{t}_{\mathrm{RC} 0}+\mathrm{t}_{\mathrm{RD} 1}+\mathrm{t}_{\mathrm{DHL}} \\
& =1.1+0.7+0.3+2.6=4.7 \mathrm{~ns}
\end{aligned}
$$

## Routed Clock

External Setup $=t_{\text {INY }}+t_{\text {RD1 }}+t_{\text {SUD }}-t_{\text {RCKH }}$

$$
=0.6+0.3+0.4-1.2=-0.1 \mathrm{~ns}
$$

Clock-to-Out (Pin-to-Pin)

$$
\begin{aligned}
& =\mathrm{t}_{\mathrm{RCKH}}+\mathrm{t}_{\mathrm{RC} 0}+\mathrm{t}_{\mathrm{RD} 1}+\mathrm{t}_{\mathrm{DHL}} \\
& =1.2+0.7+0.3+2.6=4.8 \mathrm{~ns}
\end{aligned}
$$

## Output Buffer Delays



## AC Test Loads

Load 1
(Used to measure propagation delay)
To the output under test $>$


Load 2
(Used to measure enable delays)


Load 3
(Used to measure disable delays)


## Input Buffer Delays



## C-Cell Delays



## Cell Timing Characteristics



## Timing Characteristics

Timing characteristics for SX-A devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX-A family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design are complete. Delay values may then be determined by using the Timer utility or performing simulation with post-layout delays.

## Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6 percent of the nets in a design may be designated as critical, while 90 percent of the nets in a design are typical.

## Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three to five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout routing delays.

## Timing Derating

SX-A devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

Temperature and Voltage Derating Factors
(Normalized to Worst-Case Commercial, $\mathbf{T}_{\mathbf{J}}=\mathbf{7 0} 0^{\circ} \mathbf{C}, \mathbf{V}_{\mathbf{c c A}}=\mathbf{2 . 3 V}$ )

|  | Junction Temperature ( $\left.\mathbf{T}_{\mathbf{J}}\right)$ |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{V}_{\text {CCA }}$ | $\mathbf{- 5 5}{ }^{\circ} \mathbf{C}$ | $\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ | $\mathbf{0}^{\circ} \mathbf{C}$ | $\mathbf{2 5}{ }^{\circ} \mathbf{C}$ | $\mathbf{7 0}^{\circ} \mathbf{C}$ | $\mathbf{8 5}^{\circ} \mathbf{C}$ | $\mathbf{1 2 5}^{\circ} \mathbf{C}$ |
| $\mathbf{2 . 3 V}$ | 0.75 | 0.79 | 0.88 | 0.89 | 1.00 | 1.04 | 1.16 |
| $\mathbf{2 . 5 V}$ | 0.70 | 0.74 | 0.82 | 0.83 | 0.93 | 0.97 | 1.08 |
| $\mathbf{2 . 7 V}$ | 0.66 | 0.69 | 0.79 | 0.79 | 0.88 | 0.92 | 1.02 |

## A54SX08A Timing Characteristics

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{C c A}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c I}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2' Speed | '-1’ Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| C-Cell Propagation Delays ${ }^{1}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PD }}$ | Internal Array Module | 0.8 | 1.0 | 1.1 | 1.3 | 1.8 | ns |
| Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |  |
| $t_{D C}$ <br> $t_{\text {FC }}$ <br> $t_{\text {RD1 }}$ <br> $t_{\text {RD2 }}$ <br> $t_{\text {RD3 }}$ <br> $t_{\text {RD4 }}$ <br> $t_{\text {RD8 }}$ <br> $t_{\text {RD12 }}$ | FO=1 Routing Delay, Direct Connect <br> FO=1 Routing Delay, Fast Connect <br> FO=1 Routing Delay <br> FO=2 Routing Delay <br> FO=3 Routing Delay <br> FO=4 Routing Delay <br> FO=8 Routing Delay <br> FO=12 Routing Delay | $\begin{aligned} & \hline 0.1 \\ & 0.3 \\ & 0.3 \\ & 0.4 \\ & 0.5 \\ & 0.7 \\ & 1.2 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.3 \\ & 0.3 \\ & 0.5 \\ & 0.6 \\ & 0.8 \\ & 1.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.3 \\ & 0.4 \\ & 0.5 \\ & 0.7 \\ & 0.9 \\ & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.4 \\ & 0.5 \\ & 0.6 \\ & 0.8 \\ & 1.0 \\ & 1.8 \\ & 2.6 \end{aligned}$ | 0.1 0.6 0.6 0.8 1.1 1.4 2.5 3.6 | ns ns ns ns ns ns ns ns |
| R-Cell Timing |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RCO}}$ <br> $t_{C L R}$ <br> tPRESET <br> tsud <br> $t_{H D}$ <br> twasyn <br> trecasyn <br> thasyn | Sequential Clock-to-Q <br> Asynchronous Clear-to-Q <br> Asynchronous Preset-to-Q <br> Flip-Flop Data Input Set-Up <br> Flip-Flop Data Input Hold <br> Asynchronous Pulse Width <br> Asynchronous Recovery Time <br> Asynchronous Hold Time |  0.7 <br>  0.6 <br>  0.7 <br> 0.4  <br> 0.0  <br> 1.3  <br> 0.3  <br> 0.3  |  0.8 <br>  0.7 <br>  0.8 <br> 0.4  <br> 0.0  <br> 1.5  <br> 0.4  <br> 0.3  |  0.9 <br>  0.8 <br>  0.9 <br> 0.5  <br> 0.0  <br> 1.7  <br> 0.4  <br> 0.3  |  1.1 <br>  0.9 <br>  1.1 <br> 0.6  <br> 0.0  <br> 2.0  <br> 0.5  <br> 0.4  |  1.6 <br>  1.3 <br>  1.6 <br> 0.8  <br> 0.0  <br> 2.8  <br> 0.7  <br> 0.6  | ns ns ns ns ns ns ns ns |
| Input Module Propagation Delays |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{INYH}}$ <br> $\mathrm{t}_{\mathrm{INYL}}$ | Input Data Pad-to-Y HIGH Input Data Pad-to-Y LOW | $\begin{aligned} & 0.5 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.6 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 1.3 \end{aligned}$ | 1.1 1.8 | ns ns |
| Input Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\text {IRD1 }} \\ & \mathrm{t}_{\text {IRD2 }} \\ & \mathrm{t}_{\text {IRD3 }} \\ & \mathrm{t}_{\text {IRD4 }} \\ & \mathrm{t}_{\text {IRD8 }} \\ & \mathrm{t}_{\text {IRD12 }} \end{aligned}$ | FO=1 Routing Delay <br> FO=2 Routing Delay <br> FO=3 Routing Delay <br> FO=4 Routing Delay <br> FO=8 Routing Delay <br> FO=12 Routing Delay | $\begin{aligned} & \hline 0.3 \\ & 0.4 \\ & 0.5 \\ & 0.7 \\ & 1.2 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.5 \\ & 0.6 \\ & 0.8 \\ & 1.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.5 \\ & 0.7 \\ & 0.9 \\ & 1.5 \\ & 2.2 \end{aligned}$ | 0.4 0.6 0.8 1.0 1.8 2.6 | 0.6 0.8 1.1 1.4 2.5 3.6 | ns ns ns ns ns ns |

Notes:

1. For dual-module macros, use $t_{P D}+t_{R D 1}+t_{P D n}, t_{R C O}+t_{R D 1}+t_{P D n}$ or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## A54SX08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c a}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=2.3 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2' Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| Dedicated (Hard-Wired) Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {HCKH }}$ | Input LOW to HIGH (Pad to R-Cell Input) | 1.1 | 1.3 | 1.5 | 1.8 | 2.4 | ns |
| $\mathrm{t}_{\mathrm{HCKL}}$ | Input HIGH to LOW (Pad to R-Cell Input) | 1.1 | 1.2 | 1.4 | 1.6 | 2.2 | ns |
| $\mathrm{t}_{\text {HPW }}$ | Minimum Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $\mathrm{t}_{\text {HPWL }}$ | Minimum Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $\mathrm{t}_{\text {HCKSW }}$ | Maximum Skew | 0.2 | 0.2 | 0.2 | 0.3 | 0.4 | ns |
| $\mathrm{t}_{\mathrm{HP}}$ | Minimum Period | 2.8 | 3.2 | 3.6 | 4.2 | 6.0 | ns |
| $\mathrm{f}_{\text {HMAX }}$ | Maximum Frequency | 350 | 310 | 277 | 238 | 166 | MHz |
| Routed Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (Light Load) (Pad to R-Cell Input) | 1.1 | 1.2 | 1.3 | 1.6 | 2.2 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (Light Load) (Pad to R-Cell Input) | 1.3 | 1.4 | 1.6 | 1.9 | 2.6 | ns |
| $t_{\text {RCKH }}$ | Input LOW to HIGH (50\% Load) (Pad to R-Cell Input) | 1.2 | 1.4 | 1.6 | 1.9 | 2.6 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (50\% Load) (Pad to R-Cell Input) | 1.4 | 1.6 | 1.9 | 2.2 | 3.0 | ns |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (100\% Load) (Pad to R-Cell Input) | 1.3 | 1.5 | 1.7 | 2.0 | 2.8 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (100\% Load) (Pad to R-Cell Input) | 1.5 | 1.7 | 2.0 | 2.3 | 3.1 | ns |
| $\mathrm{t}_{\text {RPW }}$ | Min. Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $\mathrm{t}_{\text {RPWL }}$ | Min. Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $t_{\text {RCKSW }}$ | Maximum Skew (Light Load) | 0.3 | 0.3 | 0.3 | 0.3 | 0.4 | ns |
| trcksw | Maximum Skew (50\% Load) | 0.3 | 0.3 | 0.4 | 0.4 | 0.7 | ns |
| trCKSW | Maximum Skew (100\% Load) | 0.3 | 0.3 | 0.4 | 0.4 | 0.7 | ns |

## A54SX08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c a}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2' Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| Dedicated (Hard-Wired) Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {HCKH }}$ | Input LOW to HIGH (Pad to R-Cell Input) | 1.1 | 1.2 | 1.4 | 1.6 | 2.4 | ns |
| ${ }^{\text {thCKL }}$ | Input HIGH to LOW (Pad to R-Cell Input) | 1.0 | 1.2 | 1.3 | 1.5 | 2.3 | ns |
| $\mathrm{t}_{\text {HPW }}$ | Minimum Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $\mathrm{t}_{\text {HPWL }}$ | Minimum Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| thCKSW | Maximum Skew | 0.2 | 0.2 | 0.2 | 0.3 | 0.4 | ns |
| $\mathrm{t}_{\mathrm{HP}}$ | Minimum Period | 2.8 | 3.2 | 3.6 | 4.2 | 6.0 | ns |
| $\mathrm{f}_{\text {HMAX }}$ | Maximum Frequency | 350 | 310 | 277 | 238 | 166 | MHz |
| Routed Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (Light Load) (Pad to R-Cell Input) | 1.0 | 1.2 | 1.3 | 1.6 | 2.2 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (Light Load) (Pad to R-Cell Input) | 1.3 | 1.4 | 1.7 | 2.0 | 2.8 | ns |
| $t_{\text {RCKH }}$ | Input LOW to HIGH (50\% Load) (Pad to R-Cell Input) | 1.1 | 1.3 | 1.5 | 1.8 | 2.5 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (50\% Load) (Pad to R-Cell Input) | 1.4 | 1.5 | 1.9 | 2.2 | 3.1 | ns |
| $t_{\text {RCKH }}$ | Input LOW to HIGH (100\% Load) (Pad to R-Cell Input) | 1.2 | 1.4 | 1.6 | 1.9 | 2.6 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (100\% Load) (Pad to R-Cell Input) | 1.5 | 1.6 | 2.0 | 2.3 | 3.4 | ns |
| $\mathrm{t}_{\text {RPW }}{ }^{\text {d }}$ | Min. Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $\mathrm{t}_{\text {RPWL }}$ | Min. Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| trCKSW | Maximum Skew (Light Load) | 0.2 | 0.3 | 0.3 | 0.4 | 0.4 | ns |
| trcksw | Maximum Skew (50\% Load) | 0.3 | 0.3 | 0.4 | 0.4 | 0.7 | ns |
| trcksw | Maximum Skew (100\% Load) | 0.3 | 0.3 | 0.4 | 0.4 | 0.7 | ns |

## A54SX08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $V_{c c a}=2.3 V, V_{c c ı}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2' Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| Dedicated (Hard-Wired) Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {HCKH }}$ | Input LOW to HIGH (Pad to R-Cell Input) | 1.0 | 1.2 | 1.4 | 1.5 | 2.3 | ns |
| $\mathrm{t}_{\mathrm{HCKL}}$ | Input HIGH to LOW <br> (Pad to R-Cell Input) | 1.0 | 1.1 | 1.3 | 1.5 | 2.2 | ns |
| $\mathrm{t}_{\text {HPWH }}$ | Minimum Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $\mathrm{t}_{\text {HPWL }}$ | Minimum Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $\mathrm{t}_{\text {HCKSW }}$ | Maximum Skew | 0.2 | 0.2 | 0.2 | 0.3 | 0.4 | ns |
| $t_{H P}$ | Minimum Period | 2.8 | 3.2 | 3.6 | 4.2 | 6.0 | ns |
| $\mathrm{f}_{\text {HMAX }}$ | Maximum Frequency | 350 | 310 | 277 | 238 | 166 | MHz |
| Routed Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (Light Load) (Pad to R-Cell Input) | 1.0 | 1.1 | 1.2 | 1.5 | 2.0 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (Light Load) (Pad to R-Cell Input) | 1.2 | 1.4 | 1.6 | 1.8 | 2.6 | ns |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (50\% Load) (Pad to R-Cell Input) | 1.1 | 1.3 | 1.5 | 1.8 | 2.5 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (50\% Load) (Pad to R-Cell Input) | 1.3 | 1.6 | 1.9 | 2.1 | 3.1 | ns |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (100\% Load) (Pad to R-Cell Input) | 1.2 | 1.4 | 1.6 | 1.9 | 2.6 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (100\% Load) (Pad to R-Cell Input) | 1.4 | 1.7 | 2.0 | 2.2 | 3.2 | ns |
| $\mathrm{t}_{\text {RPW }}$ | Min. Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $\mathrm{t}_{\text {RPWL }}$ | Min. Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| tricksw | Maximum Skew (Light Load) | 0.2 | 0.3 | 0.3 | 0.4 | 0.4 | ns |
| trcksw | Maximum Skew (50\% Load) | 0.3 | 0.3 | 0.4 | 0.4 | 0.7 | ns |
| trcksw | Maximum Skew (100\% Load) | 0.3 | 0.3 | 0.4 | 0.4 | 0.7 | ns |

## A54SX08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c a}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=2.3 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2' Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| 2.5V LVTTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |
| tDLH | Data-to-Pad LOW to HIGH | 3.3 | 3.9 | 4.4 | 5.2 | 7.2 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad HIGH to LOW | 2.6 | 3.0 | 3.4 | 4.0 | 5.5 | ns |
| ${ }^{\text {D }}$ HLS | Data-to-Pad HIGH to LOW-low slew | 11.7 | 13.5 | 15.3 | 18.0 | 25.9 | ns |
| tenzl | Enable-to-Pad, Z to L | 2.4 | 2.8 | 3.2 | 3.7 | 5.2 | ns |
| tenzls | Data-to-Pad, Z to L—low slew | 11.8 | 13.7 | 15.5 | 18.2 | 25.5 | ns |
| tenzi | Enable-to-Pad, Z to H | 3.4 | 4.0 | 4.5 | 5.3 | 7.5 | ns |
| tenlz | Enable-to-Pad, L to Z | 2.1 | 2.5 | 2.8 | 3.3 | 4.7 | ns |
| tenhz | Enable-to-Pad, H to Z | 3.4 | 4.0 | 4.5 | 5.3 | 7.5 | ns |
| $\mathrm{d}_{\mathrm{TLH}}{ }^{2}$ | Delta LOW to HIGH | 0.031 | 0.037 | 0.043 | 0.051 | 0.071 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\mathrm{THL}}{ }^{2}$ | Delta HIGH to LOW | 0.017 | 0.017 | 0.023 | 0.023 | 0.037 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THLS }}{ }^{2}$ | Delta HIGH to LOW-low slew | 0.057 | 0.060 | 0.071 | 0.086 | 0.117 | $\mathrm{ns} / \mathrm{pF}$ |

Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A54SX08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c a}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )


## Notes:

1. Delays based on 10 pF loading and $25 \Omega$ resistance.
2. Delays based on 35 pF loading.
3. Slew rates measured from $10 \%$ to $90 \% V_{\text {CCF }}$

## A54SX08A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c A}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=4.75 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed |  | '-2' Speed |  | '-1' Speed |  | 'Std' Speed |  | '-F' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| 5.0V PCI Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $t_{\text {DLH }}$ | Data-to-Pad LOW to HIGH |  | 2.1 |  | 2.5 |  | 2.8 |  | 3.3 |  | 4.6 | ns |
| $t_{\text {DHL }}$ | Data-to-Pad HIGH to LOW |  | 2.8 |  | 3.2 |  | 3.7 |  | 4.3 |  | 6.0 | ns |
| ${ }^{\text {t }}$ HLS | Data-to-Pad HIGH to LOW-low slew |  | 7.4 |  | 8.5 |  | 9.6 |  | 11.3 |  | 15.9 | ns |
| tenzl | Enable-to-Pad, Z to L |  | 1.3 |  | 1.5 |  | 1.7 |  | 2.0 |  | 2.8 | ns |
| tenzls | Enable-to-Pad, Z to L—low slew |  | 3.5 |  | 5.1 |  | 5.9 |  | 6.9 |  | 9.7 | ns |
| tenzh | Enable-to-Pad, Z to H |  | 1.3 |  | 1.5 |  | 1.7 |  | 2.0 |  | 2.8 | ns |
| tenlz | Enable-to-Pad, L to $Z$ |  | 3.0 |  | 3.5 |  | 3.9 |  | 4.6 |  | 6.4 | ns |
| tENHZ | Enable-to-Pad, H to Z |  | 3.0 |  | 3.5 |  | 3.9 |  | 4.6 |  | 6.4 | ns |
| $\mathrm{d}_{\mathrm{TLH}}{ }^{3}$ | Delta LOW to HIGH |  | 0.016 |  | 0.016 |  | 0.02 |  | 0.022 |  | 0.032 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THL }}{ }^{3}$ | Delta HIGH to LOW |  | 0.026 |  | 0.03 |  | 0.032 |  | 0.04 |  | 0.052 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THLS }}{ }^{3}$ | Delta HIGH to LOW—low slew |  | 0.04 |  | 0.052 |  | 0.06 |  | 0.07 |  | 0.096 | ns/pF |
| 5.0V TTL Output Module Timing ${ }^{2}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad LOW to HIGH |  | 1.9 |  | 2.2 |  | 2.5 |  | 3.0 |  | 4.2 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad HIGH to LOW |  | 2.6 |  | 3.0 |  | 3.4 |  | 4.0 |  | 5.6 | ns |
| tohls | Data-to-Pad HIGH to LOW—low slew |  | 6.7 |  | 7.7 |  | 8.8 |  | 10.3 |  | 14.4 | ns |
| tenzl | Enable-to-Pad, Z to L |  | 2.1 |  | 2.4 |  | 2.7 |  | 3.2 |  | 4.5 | ns |
| tenzls | Enable-to-Pad, Z to L—low slew |  | 7.4 |  | 8.4 |  | 9.5 |  | 11.0 |  | 15.4 | ns |
| tENZH | Enable-to-Pad, Z to H |  | 2.3 |  | 2.7 |  | 3.1 |  | 3.6 |  | 5.0 | ns |
| tenLz | Enable-to-Pad, L to Z |  | 3.6 |  | 4.2 |  | 4.7 |  | 5.6 |  | 7.8 | ns |
| tENHZ | Enable-to-Pad, H to Z |  | 3.0 |  | 3.5 |  | 3.9 |  | 4.6 |  | 6.4 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{3}$ | Delta LOW to HIGH |  | 0.014 |  | 0.017 |  | 0.017 |  | 0.023 |  | 0.031 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THL }}{ }^{3}$ | Delta HIGH to LOW |  | 0.023 |  | 0.029 |  | 0.031 |  | 0.037 |  | 0.051 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THLS }}{ }^{3}$ | Delta HIGH to LOW-low slew |  | 0.043 |  | 0.046 |  | 0.057 |  | 0.066 |  | 0.089 | $\mathrm{ns} / \mathrm{pF}$ |

Notes:

1. Delays based on 50 pF loading.
2. Delays based on 35 pF loading
3. Slew rates measured from $10 \%$ to $90 \% V_{C C F}$.

## A54SX16A Timing Characteristics

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{c c a}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2’ Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| C-Cell Propagation Delays ${ }^{1}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PD }}$ | Internal Array Module | 0.8 | 1.0 | 1.1 | 1.3 | 1.8 | ns |
| Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |  |
| $t_{D C}$ <br> $t_{F C}$ <br> $t_{\text {RD1 }}$ <br> $t_{\text {RD2 }}$ <br> $t_{\text {RD3 }}$ <br> $t_{\text {RD4 }}$ <br> $t_{\text {RD8 }}$ <br> trD12 | FO=1 Routing Delay, Direct Connect <br> FO=1 Routing Delay, Fast Connect <br> FO=1 Routing Delay <br> FO=2 Routing Delay <br> FO=3 Routing Delay <br> FO=4 Routing Delay <br> FO=8 Routing Delay <br> FO=12 Routing Delay | $\begin{aligned} & \hline 0.1 \\ & 0.3 \\ & 0.3 \\ & 0.4 \\ & 0.5 \\ & 0.7 \\ & 1.2 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.3 \\ & 0.3 \\ & 0.5 \\ & 0.6 \\ & 0.8 \\ & 1.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.3 \\ & 0.4 \\ & 0.5 \\ & 0.7 \\ & 0.9 \\ & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.4 \\ & 0.5 \\ & 0.6 \\ & 0.8 \\ & 1.0 \\ & 1.8 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.6 \\ & 0.6 \\ & 0.8 \\ & 1.1 \\ & 1.4 \\ & 2.5 \\ & 3.6 \end{aligned}$ | ns ns ns ns ns ns ns ns |
| R-Cell Timing |  |  |  |  |  |  |  |
| $t_{\mathrm{RCO}}$ <br> $t_{C L R}$ <br> $t_{\text {PRESET }}$ <br> tsud <br> $t_{H D}$ <br> ${ }^{\text {t WASYN }}$ <br> trecasyn <br> thasyn | Sequential Clock-to-Q <br> Asynchronous Clear-to-Q <br> Asynchronous Preset-to-Q <br> Flip-Flop Data Input Set-Up <br> Flip-Flop Data Input Hold <br> Asynchronous Pulse Width <br> Asynchronous Recovery Time <br> Asynchronous Removal Time |  0.7 <br>  0.6 <br>  0.7 <br> 0.4  <br> 0.0  <br> 1.3  <br> 0.3  <br> 0.3  |  0.8 <br>  0.7 <br>  0.8 <br> 0.4  <br> 0.0  <br> 1.5  <br> 0.4  <br> 0.3  |  0.9 <br>  0.8 <br>  0.9 <br> 0.5  <br> 0.0  <br> 1.7  <br> 0.4  <br> 0.3  |  1.1 <br>  0.9 <br>  1.1 <br> 0.6  <br> 0.0  <br> 2.0  <br> 0.5  <br> 0.4  |  1.6 <br>  1.3 <br>  1.6 <br> 0.8  <br> 0.0  <br> 2.8  <br> 0.7  <br> 0.6  | ns ns ns ns ns ns ns ns ns |
| Input Module Propagation Delays |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{INYH}}$ <br> $\mathrm{t}_{\mathrm{INYL}}$ | Input Data Pad-to-Y HIGH Input Data Pad-to-Y LOW | $\begin{aligned} & 0.5 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.6 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.8 \end{aligned}$ | ns ns |
| Input Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {IRD1 }}$ <br> tIRD2 <br> tIRD3 <br> tIRD4 <br> tiRD8 <br> tIRD12 | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay FO=12 Routing Delay | $\begin{aligned} & \hline 0.3 \\ & 0.4 \\ & 0.5 \\ & 0.7 \\ & 1.2 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.5 \\ & 0.6 \\ & 0.8 \\ & 1.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.5 \\ & 0.7 \\ & 0.9 \\ & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & \hline 0.4 \\ & 0.6 \\ & 0.8 \\ & 1.0 \\ & 0.8 \\ & 2.6 \end{aligned}$ | 0.6 0.8 1.1 1.4 2.5 3.6 | ns ns ns ns ns ns |

## Notes:

1. For dual-module macros, use $t_{P D}+t_{R D 1}+t_{P D n}, t_{R C O}+t_{R D 1}+t_{P D n}$ or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## A54SX16A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c a}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=2.3 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2’ Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| Dedicated (Hard-Wired) Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {HCKH }}$ | Input LOW to HIGH (Pad to R-Cell Input) | 1.2 | 1.5 | 1.6 | 1.9 | 2.9 | ns |
| $\mathrm{t}_{\mathrm{HCKL}}$ | Input HIGH to LOW (Pad to R-Cell Input) | 1.1 | 1.4 | 1.5 | 1.8 | 2.8 | ns |
| $\mathrm{t}_{\text {HPWH }}$ | Minimum Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $\mathrm{t}_{\text {HPWL }}$ | Minimum Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| thCKSW | Maximum Skew | 0.1 | 0.1 | 0.1 | 0.1 | 0.2 | ns |
| $\mathrm{t}_{\mathrm{HP}}$ | Minimum Period | 2.7 | 3.2 | 3.6 | 4.2 | 6.0 | ns |
| $\mathrm{f}_{\text {HMAX }}$ | Maximum Frequency | 350 | 310 | 277 | 238 | 166 | MHz |
| Routed Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (Light Load) (Pad to R-Cell Input) | 1.2 | 1.3 | 1.5 | 1.8 | 2.5 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (Light Load) (Pad to R-Cell Input) | 1.3 | 1.4 | 1.6 | 1.9 | 2.7 | ns |
| $t_{\text {RCKH }}$ | Input LOW to HIGH (50\% Load) (Pad to R-Cell Input) | 1.5 | 1.7 | 2.0 | 2.3 | 3.3 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (50\% Load) (Pad to R-Cell Input) | 1.6 | 1.8 | 2.1 | 2.4 | 3.4 | ns |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (100\% Load) (Pad to R-Cell Input) | 1.7 | 1.9 | 2.2 | 2.6 | 3.6 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (100\% Load) (Pad to R-Cell Input) | 1.8 | 2.0 | 2.3 | 2.7 | 3.8 | ns |
| $\mathrm{t}_{\text {RPWH }}$ | Min. Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $\mathrm{t}_{\text {RPWL }}$ | Min. Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $t_{\text {RCKSW }}$ | Maximum Skew (Light Load) | 0.3 | 0.4 | 0.4 | 0.4 | 0.6 | ns |
| $t_{\text {RCKSW }}$ | Maximum Skew (50\% Load) | 0.5 | 0.6 | 0.7 | 0.8 | 1.3 | ns |
| trcksw | Maximum Skew (100\% Load) | 0.5 | 0.6 | 0.7 | 0.8 | 1.3 | ns |

## A54SX16A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c a}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2’ Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| Dedicated (Hard-Wired) Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {HCKH }}$ | Input LOW to HIGH (Pad to R-Cell Input) | 1.2 | 1.5 | 1.6 | 1.9 | 2.9 | ns |
| $\mathrm{t}_{\text {HCKL }}$ | Input HIGH to LOW (Pad to R-Cell Input) | 1.1 | 1.4 | 1.5 | 1.8 | 2.8 | ns |
| $\mathrm{t}_{\text {HPW }}$ | Minimum Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $\mathrm{t}_{\text {HPWL }}$ | Minimum Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| thCKSW | Maximum Skew | 0.1 | 0.1 | 0.1 | 0.1 | 0.2 | ns |
| $\mathrm{t}_{\mathrm{HP}}$ | Minimum Period | 2.7 | 3.2 | 3.6 | 4.2 | 6.0 | ns |
| $\mathrm{f}_{\text {HMAX }}$ | Maximum Frequency | 350 | 310 | 277 | 238 | 166 | MHz |
| Routed Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (Light Load) (Pad to R-Cell Input) | 1.2 | 1.3 | 1.5 | 1.8 | 2.4 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (Light Load) (Pad to R-Cell Input) | 1.3 | 1.4 | 1.7 | 2.0 | 2.8 | ns |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (50\% Load) (Pad to R-Cell Input) | 1.5 | 1.7 | 2.0 | 2.3 | 3.3 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (50\% Load) (Pad to R-Cell Input) | 1.6 | 1.8 | 2.1 | 2.4 | 3.4 | ns |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (100\% Load) (Pad to R-Cell Input) | 1.7 | 1.9 | 2.2 | 2.6 | 3.6 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (100\% Load) (Pad to R-Cell Input) | 1.8 | 2.0 | 2.3 | 2.7 | 3.8 | ns |
| $t_{\text {RPWH }}$ | Min. Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $\mathrm{t}_{\text {RPWL }}$ | Min. Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $t_{\text {RCKSW }}$ | Maximum Skew (Light Load) | 0.3 | 0.4 | 0.4 | 0.4 | 0.6 | ns |
| trcksw | Maximum Skew (50\% Load) | 0.5 | 0.6 | 0.7 | 0.8 | 1.3 | ns |
| trcksw | Maximum Skew (100\% Load) | 0.5 | 0.6 | 0.7 | 0.8 | 1.3 | ns |

## A54SX16A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c A}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=4.75 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2' Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| Dedicated (Hard-Wired) Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {HCKH }}$ | Input LOW to HIGH (Pad to R-Cell Input) | 1.2 | 1.4 | 1.6 | 1.8 | 2.8 | ns |
| ${ }^{\text {thCKL }}$ | Input HIGH to LOW (Pad to R-Cell Input) | 1.1 | 1.3 | 1.5 | 1.7 | 2.7 | ns |
| $\mathrm{t}_{\text {HPW }}$ | Minimum Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $\mathrm{t}_{\text {HPWL }}$ | Minimum Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| thCKSW | Maximum Skew | 0.1 | 0.1 | 0.1 | 0.1 | 0.2 | ns |
| $\mathrm{t}_{\mathrm{HP}}$ | Minimum Period | 2.7 | 3.2 | 3.6 | 4.2 | 6.0 | ns |
| $\mathrm{f}_{\text {HMAX }}$ | Maximum Frequency | 350 | 310 | 277 | 238 | 166 | MHz |
| Routed Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (Light Load) (Pad to R-Cell Input) | 1.1 | 1.2 | 1.4 | 1.7 | 2.3 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (Light Load) (Pad to R-Cell Input) | 1.2 | 1.4 | 1.6 | 1.8 | 2.6 | ns |
| $t_{\text {RCKH }}$ | Input LOW to HIGH (50\% Load) (Pad to R-Cell Input) | 1.4 | 1.6 | 1.8 | 2.2 | 3.1 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (50\% Load) (Pad to R-Cell Input) | 1.5 | 1.7 | 1.9 | 2.3 | 3.4 | ns |
| $t_{\text {RCKH }}$ | Input LOW to HIGH (100\% Load) (Pad to R-Cell Input) | 1.6 | 1.9 | 2.1 | 2.5 | 3.5 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (100\% Load) (Pad to R-Cell Input) | 1.7 | 2.0 | 2.2 | 2.6 | 4.0 | ns |
| $\mathrm{t}_{\text {RPWH }}$ | Min. Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $\mathrm{t}_{\text {RPWL }}$ | Min. Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns |
| $t_{\text {RCKSW }}$ | Maximum Skew (Light Load) | 0.3 | 0.4 | 0.4 | 0.4 | 0.6 | ns |
| trcksw | Maximum Skew (50\% Load) | 0.5 | 0.6 | 0.7 | 0.8 | 1.3 | ns |
| treksw | Maximum Skew (100\% Load) | 0.5 | 0.6 | 0.7 | 0.8 | 1.3 | ns |

## A54SX16A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c A}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=2.3 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2' Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| 2.5V LVTTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad LOW to HIGH | 3.3 | 3.9 | 4.4 | 5.2 | 7.2 | ns |
| $t_{\text {DHL }}$ | Data-to-Pad HIGH to LOW | 2.6 | 3.0 | 3.4 | 4.0 | 5.5 | ns |
| ${ }^{\text {D }}$ HLS | Data-to-Pad HIGH to LOW—low slew | 11.7 | 13.5 | 15.3 | 18.0 | 25.9 | ns |
| $t_{\text {ENZL }}$ | Enable-to-Pad, Z to L | 2.4 | 2.8 | 3.2 | 3.7 | 5.2 | ns |
| $\mathrm{t}_{\text {ENZLS }}$ | Data-to-Pad, Z to L—low slew | 11.8 | 13.7 | 15.5 | 18.2 | 25.5 | ns |
| $t_{\text {ENZH }}$ | Enable-to-Pad, Z to H | 3.4 | 4.0 | 4.5 | 5.3 | 7.5 | ns |
| $t_{\text {ENLZ }}$ | Enable-to-Pad, L to Z | 2.1 | 2.5 | 2.8 | 3.3 | 4.7 | ns |
| $\mathrm{t}_{\text {ENHZ }}$ | Enable-to-Pad, H to Z | 3.4 | 4.0 | 4.5 | 5.3 | 7.5 | ns |
| $\mathrm{d}_{\mathrm{TLH}}{ }^{2}$ | Delta LOW to HIGH | 0.031 | 0.037 | 0.043 | 0.051 | 0.071 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Delta HIGH to LOW | 0.017 | 0.017 | 0.023 | 0.023 | 0.037 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THLS }}{ }^{2}$ | Delta HIGH to LOW—low slew | 0.057 | 0.060 | 0.071 | 0.086 | 0.117 | $\mathrm{ns} / \mathrm{pF}$ |

## Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A54SX16A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c a}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=3.0 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )


Notes:

1. Delays based on 10 pF loading and $25 \Omega$ resistance.
2. Delays based on 35 pF loading.
3. Slew rates measured from $10 \%$ to $90 \% V_{C C F}$

## A54SX16A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c A}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathbf{c c ı}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3’ Speed | '-2’ Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| 5.0V PCI Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad LOW to HIGH | 2.1 | 2.5 | 2.8 | 3.3 | 4.6 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad HIGH to LOW | 2.8 | 3.2 | 3.7 | 4.3 | 6.0 | ns |
| $\mathrm{t}_{\text {DHLS }}$ | Data-to-Pad HIGH to LOW—low slew | 7.4 | 8.5 | 9.6 | 11.3 | 15.9 | ns |
| $t_{\text {ENZL }}$ | Enable-to-Pad, Z to L | 1.3 | 1.5 | 1.7 | 2.0 | 2.8 | ns |
| $\mathrm{t}_{\text {ENZLS }}$ | Enable-to-Pad, Z to L—low slew | 3.5 | 5.1 | 5.9 | 6.9 | 9.7 | ns |
| $t_{\text {ENZH }}$ | Enable-to-Pad, Z to H | 1.3 | 1.5 | 1.7 | 2.0 | 2.8 | ns |
| $\mathrm{t}_{\text {ENLZ }}$ | Enable-to-Pad, L to Z | 3.0 | 3.5 | 3.9 | 4.6 | 6.4 | ns |
| $t_{\text {ENHZ }}$ | Enable-to-Pad, H to Z | 3.0 | 3.5 | 3.9 | 4.6 | 6.4 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{3}$ | Delta LOW to HIGH | 0.016 | 0.016 | 0.02 | 0.022 | 0.032 | ns/pF |
| $\mathrm{d}_{\mathrm{THL}}{ }^{3}$ | Delta HIGH to LOW | 0.026 | 0.03 | 0.032 | 0.04 | 0.052 | ns/pF |
| $\mathrm{d}_{\text {THLS }}{ }^{3}$ | Delta HIGH to LOW-low slew | 0.04 | 0.052 | 0.06 | 0.07 | 0.096 | ns/pF |
| 5.0V TTL Output Module Timing ${ }^{2}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad LOW to HIGH | 1.9 | 2.2 | 2.5 | 3.0 | 4.2 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad HIGH to LOW | 2.6 | 3.0 | 3.4 | 4.0 | 5.6 | ns |
| $\mathrm{t}_{\text {DHLS }}$ | Data-to-Pad HIGH to LOW—low slew | 6.7 | 7.7 | 8.8 | 10.3 | 14.4 | ns |
| $t_{\text {ENZL }}$ | Enable-to-Pad, Z to L | 2.1 | 2.4 | 2.7 | 3.2 | 4.5 | ns |
| $\mathrm{t}_{\text {ENZLS }}$ | Enable-to-Pad, Z to L—low slew | 7.4 | 8.4 | 9.5 | 11.0 | 15.4 | ns |
| $t_{\text {ENZH }}$ | Enable-to-Pad, Z to H | 2.3 | 2.7 | 3.1 | 3.6 | 5.0 | ns |
| tenlz | Enable-to-Pad, L to Z | 3.6 | 4.2 | 4.7 | 5.6 | 7.8 | ns |
| $t_{\text {ENHZ }}$ | Enable-to-Pad, H to Z | 3.0 | 3.5 | 3.9 | 4.6 | 6.4 | ns |
| $\mathrm{d}_{\mathrm{TLH}}{ }^{3}$ | Delta LOW to HIGH | 0.014 | 0.017 | 0.017 | 0.023 | 0.031 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{3}$ | Delta HIGH to LOW | 0.023 | 0.029 | 0.031 | 0.037 | 0.051 | ns/pF |
| $\mathrm{d}_{\text {THLS }}{ }^{3}$ | Delta HIGH to LOW—low slew | 0.043 | 0.046 | 0.057 | 0.066 | 0.089 | ns/pF |

[^0]
## A54SX32A Timing Characteristics

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{C c A}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c I}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | ‘-2’ Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| C-Cell Propagation Delays ${ }^{1}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PD }}$ | Internal Array Module | 0.8 | 1.0 | 1.1 | 1.3 | 1.8 | ns |
| Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{DC}}$ <br> $\mathrm{t}_{\mathrm{FC}}$ <br> $t_{\text {RD1 }}$ <br> $t_{\text {RD2 }}$ <br> $t_{\text {RD3 }}$ <br> $t_{\text {RD4 }}$ <br> $t_{\text {RD8 }}$ <br> tRD12 | FO=1 Routing Delay, Direct Connect <br> FO=1 Routing Delay, Fast Connect <br> FO=1 Routing Delay <br> FO=2 Routing Delay <br> FO=3 Routing Delay <br> FO=4 Routing Delay <br> FO=8 Routing Delay <br> FO=12 Routing Delay | $\begin{aligned} & 0.1 \\ & 0.3 \\ & 0.3 \\ & 0.4 \\ & 0.5 \\ & 0.7 \\ & 1.2 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.3 \\ & 0.3 \\ & 0.5 \\ & 0.6 \\ & 0.8 \\ & 1.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.3 \\ & 0.4 \\ & 0.5 \\ & 0.7 \\ & 0.9 \\ & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.4 \\ & 0.5 \\ & 0.6 \\ & 0.8 \\ & 1.0 \\ & 1.8 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.6 \\ & 0.6 \\ & 0.8 \\ & 1.1 \\ & 1.4 \\ & 2.5 \\ & 3.6 \end{aligned}$ | ns ns ns ns ns ns ns ns |
| R-Cell Timing |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RCO}}$ <br> ${ }^{t}$ CLR <br> $t_{\text {PRESET }}$ <br> tsud <br> $t_{H D}$ <br> ${ }^{\text {twASYN }}$ <br> trecasyn <br> $t_{\text {HASYN }}$ | Sequential Clock-to-Q <br> Asynchronous Clear-to-Q <br> Asynchronous Preset-to-Q <br> Flip-Flop Data Input Set-Up <br> Flip-Flop Data Input Hold <br> Asynchronous Pulse Width <br> Asynchronous Recovery Time <br> Asynchronous Removal Time |  0.7 <br>  0.6 <br>  0.7 <br> 0.4  <br> 0.0  <br> 1.3  <br> 0.3  <br> 0.3  |  0.8 <br>  0.7 <br>  0.8 <br> 0.4  <br> 0.0  <br> 1.5  <br> 0.4  <br> 0.3  |  0.9 <br>  0.8 <br>  0.9 <br> 0.5  <br> 0.0  <br> 1.7  <br> 0.4  <br> 0.3  |  1.1 <br>  0.9 <br>  1.1 <br> 0.6  <br> 0.0  <br> 2.0  <br> 0.5  <br> 0.4  |  1.6 <br>  1.3 <br>  1.6 <br> 0.8  <br> 0.0  <br> 2.8  <br> 0.7  <br> 0.6  | ns ns ns ns ns ns ns ns |
| Input Module Propagation Delays |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{INYH}}$ <br> $\mathrm{t}_{\mathrm{INYL}}$ | Input Data Pad-to-Y HIGH Input Data Pad-to-Y LOW | $\begin{aligned} & 0.5 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.6 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 1.3 \end{aligned}$ | 1.1 1.8 | ns ns |
| Input Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\text {IRD1 }} \\ & \mathrm{t}_{\text {IRD2 }} \\ & \mathrm{t}_{\text {IRD3 }} \\ & \mathrm{t}_{\text {IRD4 }} \\ & \mathrm{t}_{\text {IRD8 }} \\ & \mathrm{t}_{\text {IRD12 }} \end{aligned}$ | FO=1 Routing Delay FO=2 Routing Delay FO=3 Routing Delay FO=4 Routing Delay FO=8 Routing Delay FO=12 Routing Delay | $\begin{aligned} & \hline 0.3 \\ & 0.4 \\ & 0.5 \\ & 0.7 \\ & 1.2 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & \hline 0.3 \\ & 0.5 \\ & 0.6 \\ & 0.8 \\ & 1.4 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 0.3 \\ & 0.5 \\ & 0.7 \\ & 0.9 \\ & 1.5 \\ & 2.2 \end{aligned}$ | 0.4 0.6 0.8 1.0 1.8 2.6 | 0.6 0.8 1.1 1.4 2.5 3.6 | ns ns ns ns ns ns |

Notes:

1. For dual-module macros, use $t_{P D}+t_{R D 1}+t_{P D n}, t_{R C O}+t_{R D 1}+t_{P D n}$ or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## A54SX32A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c a}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathbf{c c ı}}=2.3 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2’ Speed | '-1’ Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| Dedicated (Hard-Wired) Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {HCKH }}$ | Input LOW to HIGH (Pad to R-Cell Input) | 1.7 | 2.0 | 2.3 | 2.7 | 4.1 | ns |
| $\mathrm{t}_{\mathrm{HCKL}}$ | Input HIGH to LOW (Pad to R-Cell Input) | 1.5 | 1.7 | 1.9 | 2.3 | 3.5 | ns |
| $\mathrm{t}_{\text {HPWH }}$ | Minimum Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| $\mathrm{t}_{\text {HPWL }}$ | Minimum Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| $\mathrm{t}_{\text {HCKSW }}$ | Maximum Skew | 0.3 | 0.4 | 0.4 | 0.5 | 0.8 | ns |
| $\mathrm{t}_{\mathrm{HP}}$ | Minimum Period | 2.7 | 3.2 | 3.6 | 4.4 | 6.0 | ns |
| $\mathrm{f}_{\text {HMAX }}$ | Maximum Frequency | 350 | 310 | 277 | 227 | 166 | MHz |
| Routed Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (Light Load) (Pad to R-Cell Input) | 1.7 | 2.0 | 2.2 | 2.6 | 3.7 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (Light Load) (Pad to R-Cell Input) | 2.1 | 2.4 | 2.7 | 3.2 | 4.5 | ns |
| $t_{\text {RCKH }}$ | Input LOW to HIGH (50\% Load) (Pad to R-Cell Input) | 2.1 | 2.4 | 2.8 | 3.2 | 4.5 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (50\% Load) (Pad to R-Cell Input) | 2.3 | 2.5 | 2.9 | 3.4 | 5.0 | ns |
| $t_{\text {RCKH }}$ | Input LOW to HIGH (100\% Load) (Pad to R-Cell Input) | 2.5 | 2.9 | 3.2 | 3.8 | 6.4 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (100\% Load) (Pad to R-Cell Input) | 2.5 | 2.9 | 3.2 | 3.8 | 6.4 | ns |
| $\mathrm{t}_{\text {RPWH }}$ | Min. Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| $\mathrm{t}_{\text {RPWL }}$ | Min. Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| $t_{\text {RCKSW }}$ | Maximum Skew (Light Load) | 0.9 | 1.0 | 1.1 | 1.3 | 2.2 | ns |
| trcksw | Maximum Skew (50\% Load) | 1.2 | 1.4 | 1.6 | 1.9 | 3.2 | ns |
| treksw | Maximum Skew (100\% Load) | 1.3 | 1.5 | 1.7 | 2.0 | 3.4 | ns |

## A54SX32A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c a}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2' Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| Dedicated (Hard-Wired) Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {HCKH }}$ | Input LOW to HIGH (Pad to R-Cell Input) | 1.7 | 2.0 | 2.3 | 2.7 | 4.1 | ns |
| $\mathrm{t}_{\text {HCKL }}$ | Input HIGH to LOW (Pad to R-Cell Input) | 1.5 | 1.7 | 1.9 | 2.3 | 3.5 | ns |
| $\mathrm{t}_{\text {HPW }}$ | Minimum Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| $\mathrm{t}_{\text {HPWL }}$ | Minimum Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| thCKSW | Maximum Skew | 0.3 | 0.4 | 0.4 | 0.5 | 0.8 | ns |
| $\mathrm{t}_{\mathrm{HP}}$ | Minimum Period | 2.7 | 3.2 | 3.6 | 4.4 | 6.0 | ns |
| $\mathrm{f}_{\text {HMAX }}$ | Maximum Frequency | 350 | 310 | 277 | 227 | 166 | MHz |
| Routed Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (Light Load) (Pad to R-Cell Input) | 1.7 | 2.0 | 2.2 | 2.6 | 3.7 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (Light Load) <br> (Pad to R-Cell Input) | 2.1 | 2.4 | 2.8 | 3.3 | 4.6 | ns |
| $t_{\text {RCKH }}$ | Input LOW to HIGH (50\% Load) (Pad to R-Cell Input) | 2.1 | 2.4 | 2.8 | 3.2 | 4.5 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (50\% Load) (Pad to R-Cell Input) | 2.3 | 2.5 | 2.9 | 3.4 | 5.0 | ns |
| $t_{\text {RCKH }}$ | Input LOW to HIGH (100\% Load) (Pad to R-Cell Input) | 2.5 | 2.9 | 3.2 | 3.8 | 6.4 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (100\% Load) (Pad to R-Cell Input) | 2.5 | 2.9 | 3.2 | 3.8 | 6.4 | ns |
| $\mathrm{t}_{\text {RPWH }}$ | Min. Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| $\mathrm{t}_{\text {RPWL }}$ | Min. Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| $t_{\text {RCKSW }}$ | Maximum Skew (Light Load) | 0.9 | 1.0 | 1.1 | 1.3 | 2.2 | ns |
| trcksw | Maximum Skew (50\% Load) | 1.2 | 1.4 | 1.6 | 1.9 | 3.2 | ns |
| trcksw | Maximum Skew (100\% Load) | 1.3 | 1.5 | 1.7 | 2.0 | 3.4 | ns |

## A54SX32A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{C c A}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathbf{c c I}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )


## A54SX32A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c a}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=2.3 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2' Speed | '-1' Speed | 'Std' Speed | ‘-F’ Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| 2.5V LVTTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |
| tDLH | Data-to-Pad LOW to HIGH | 3.3 | 3.9 | 4.4 | 5.2 | 7.2 | ns |
| tDHL | Data-to-Pad HIGH to LOW | 2.6 | 3.0 | 3.4 | 4.0 | 5.5 | ns |
| ${ }^{\text {t }}$ HLS | Data-to-Pad HIGH to LOW-low slew | 11.7 | 13.5 | 15.3 | 18.0 | 25.9 | ns |
| tenzL | Enable-to-Pad, Z to L | 2.4 | 2.8 | 3.2 | 3.7 | 5.2 | ns |
| tenzls | Data-to-Pad, $Z$ to L—low slew | 11.8 | 13.7 | 15.5 | 18.2 | 25.5 | ns |
| tenzh | Enable-to-Pad, Z to H | 3.4 | 4.0 | 4.5 | 5.3 | 7.5 | ns |
| tENLZ | Enable-to-Pad, L to Z | 2.1 | 2.5 | 2.8 | 3.3 | 4.7 | ns |
| tenhz | Enable-to-Pad, H to Z | 3.4 | 4.0 | 4.5 | 5.3 | 7.5 | ns |
| $\mathrm{d}_{\mathrm{TLH}}{ }^{2}$ | Delta LOW to HIGH | 0.031 | 0.037 | 0.043 | 0.051 | 0.071 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Delta HIGH to LOW | 0.017 | 0.017 | 0.023 | 0.023 | 0.037 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THLS }}{ }^{2}$ | Delta HIGH to LOW-low slew | 0.057 | 0.060 | 0.071 | 0.086 | 0.117 | $\mathrm{ns} / \mathrm{pF}$ |

Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A54SX32A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\text {ccA }}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=3.0 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2' Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| 3.3V PCI Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |
| tDLH | Data-to-Pad LOW to HIGH | 2.0 | 2.3 | 2.6 | 3.0 | 4.3 | ns |
| $t_{\text {DHL }}$ | Data-to-Pad HIGH to LOW | 2.1 | 2.4 | 2.8 | 3.3 | 4.6 | ns |
| tenzl | Enable-to-Pad, Z to L | 1.4 | 1.7 | 1.9 | 2.2 | 3.1 | ns |
| tENZH | Enable-to-Pad, Z to H | 1.4 | 1.7 | 1.9 | 2.2 | 3.1 | ns |
| tenLz | Enable-to-Pad, L to Z | 2.5 | 2.8 | 3.2 | 3.8 | 5.3 | ns |
| tENHZ | Enable-to-Pad, H to Z | 2.5 | 2.8 | 3.2 | 3.8 | 5.3 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{3}$ | Delta LOW to HIGH | 0.025 | 0.03 | 0.03 | 0.04 | 0.045 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{3}$ | Delta HIGH to LOW | 0.015 | 0.015 | 0.015 | 0.015 | 0.025 | ns/pF |
| 3.3V LVTTL Output Module Timing ${ }^{2}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad LOW to HIGH | 2.7 | 3.2 | 3.6 | 4.2 | 5.9 | ns |
| $t_{\text {DHL }}$ | Data-to-Pad HIGH to LOW | 2.7 | 3.1 | 3.5 | 4.1 | 5.8 | ns |
| tohls | Data-to-Pad HIGH to LOW-low slew | 9.6 | 11.1 | 12.6 | 14.8 | 20.7 | ns |
| $t_{\text {ENZL }}$ | Enable-to-Pad, Z to L | 2.2 | 2.6 | 2.9 | 3.4 | 4.8 | ns |
| tenzls | Enable-to-Pad, Z to L-low slew | 15.8 | 18.9 | 21.3 | 25.4 | 34.9 | ns |
| teNZH | Enable-to-Pad, Z to H | 2.9 | 3.3 | 3.7 | 4.4 | 6.2 | ns |
| tenlz | Enable-to-Pad, L to Z | 2.9 | 3.3 | 3.7 | 4.4 | 6.2 | ns |
| tENHZ | Enable-to-Pad, H to Z | 2.5 | 2.8 | 3.2 | 3.8 | 5.3 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{3}$ | Delta LOW to HIGH | 0.025 | 0.03 | 0.03 | 0.04 | 0.045 | ns/pF |
| $\mathrm{d}_{\mathrm{THL}}{ }^{3}$ | Delta HIGH to LOW | 0.015 | 0.015 | 0.015 | 0.015 | 0.025 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THLS }}{ }^{3}$ | Delta HIGH to LOW-low slew | 0.053 | 0.053 | 0.067 | 0.073 | 0.107 | $\mathrm{ns} / \mathrm{pF}$ |

## Notes:

1. Delays based on 10 pF loading and $25 \Omega$ resistance.
2. Delays based on 35 pF loading.
3. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A54SX32A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c A}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c}}=4.75 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2’ Speed | '-1’ Speed | $\begin{aligned} & \text { 'Std' } \\ & \text { Speed } \end{aligned}$ | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| 5.0V PCI Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |
| tDLH | Data-to-Pad LOW to HIGH | 2.1 | 2.5 | 2.8 | 3.3 | 4.6 | ns |
| $t_{\text {DHL }}$ | Data-to-Pad HIGH to LOW | 2.8 | 3.2 | 3.7 | 4.3 | 6.0 | ns |
| ${ }^{\text {t }}$ HLS | Data-to-Pad HIGH to LOW-low slew | 7.4 | 8.5 | 9.6 | 11.3 | 15.9 | ns |
| tenzl | Enable-to-Pad, Z to L | 1.3 | 1.5 | 1.7 | 2.0 | 2.8 | ns |
| tenzls | Enable-to-Pad, Z to L—low slew | 3.5 | 5.1 | 5.9 | 6.9 | 9.7 | ns |
| tenzh | Enable-to-Pad, Z to H | 1.3 | 1.5 | 1.7 | 2.0 | 2.8 | ns |
| tenlz | Enable-to-Pad, L to $Z$ | 3.0 | 3.5 | 3.9 | 4.6 | 6.4 | ns |
| tENHZ | Enable-to-Pad, H to Z | 3.0 | 3.5 | 3.9 | 4.6 | 6.4 | ns |
| $\mathrm{d}_{\mathrm{TLH}}{ }^{3}$ | Delta LOW to HIGH | 0.016 | 0.016 | 0.02 | 0.022 | 0.032 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{3}$ | Delta HIGH to LOW | 0.026 | 0.03 | 0.032 | 0.04 | 0.052 | ns/pF |
| $\mathrm{d}_{\text {THLS }}{ }^{3}$ | Delta HIGH to LOW—low slew | 0.04 | 0.052 | 0.06 | 0.07 | 0.096 | ns/pF |
| 5.0V TTL Output Module Timing ${ }^{2}$ |  |  |  |  |  |  |  |
| tDLH | Data-to-Pad LOW to HIGH | 1.9 | 2.2 | 2.5 | 3.0 | 4.2 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad HIGH to LOW | 2.6 | 3.0 | 3.4 | 4.0 | 5.6 | ns |
| ${ }^{\text {D }}$ HLS | Data-to-Pad HIGH to LOW—low slew | 6.7 | 7.7 | 8.8 | 10.3 | 14.4 | ns |
| tenzl | Enable-to-Pad, Z to L | 2.1 | 2.4 | 2.7 | 3.2 | 4.5 | ns |
| tenzls | Enable-to-Pad, Z to L—low slew | 7.4 | 8.4 | 9.5 | 11.0 | 15.4 | ns |
| tENZH | Enable-to-Pad, Z to H | 2.3 | 2.7 | 3.1 | 3.6 | 5.0 | ns |
| tENLZ | Enable-to-Pad, L to $\mathbf{Z}$ | 3.6 | 4.2 | 4.7 | 5.6 | 7.8 | ns |
| tENHZ | Enable-to-Pad, H to Z | 3.0 | 3.5 | 3.9 | 4.6 | 6.4 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{3}$ | Delta LOW to HIGH | 0.014 | 0.017 | 0.017 | 0.023 | 0.031 | ns/pF |
| $\mathrm{d}_{\mathrm{THL}}{ }^{3}$ | Delta HIGH to LOW | 0.023 | 0.029 | 0.031 | 0.037 | 0.051 | ns/pF |
| $\mathrm{d}_{\text {THLS }}{ }^{3}$ | Delta HIGH to LOW-low slew | 0.043 | 0.046 | 0.057 | 0.066 | 0.089 | ns/pF |

Notes:

1. Delays based on 50 pF loading.
2. Delays based on 35 pF loading.
3. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A54SX72A Timing Characteristics

(Worst-Case Commercial Conditions, $\mathbf{V}_{\mathbf{C c A}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c I}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}$ )

|  | '-3' Speed | ‘-2’ Speed | '-1’ Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| C-Cell Propagation Delays ${ }^{1}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {PD }} \quad$ Internal Array Module | 0.8 | 1.0 | 1.1 | 1.3 | 1.8 | ns |
| Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |
| $t_{\text {DC }}$ $F O=1$ Routing Delay, Direct Connect <br> $t_{\text {FC }}$ $F O=1$ Routing Delay, Fast Connect <br> $t_{\text {RD1 }}$ $F O=1$ Routing Delay <br> $t_{\text {RD2 }}$ $F O=2$ Routing Delay <br> $t_{\text {RD3 }}$ $F O=3$ Routing Delay <br> $t_{\text {RD4 }}$ $F O=4$ Routing Delay <br> $t_{\text {RD8 }}$ $F O=8$ Routing Delay <br> $t_{\text {RD12 }}$ $F O=12$ Routing Delay | $\begin{aligned} & \hline 0.1 \\ & 0.3 \\ & 0.3 \\ & 0.4 \\ & 0.5 \\ & 0.7 \\ & 1.2 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.3 \\ & 0.3 \\ & 0.5 \\ & 0.7 \\ & 0.9 \\ & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.3 \\ & 0.4 \\ & 0.6 \\ & 0.8 \\ & 1.0 \\ & 1.7 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.4 \\ & 0.5 \\ & 0.7 \\ & 0.9 \\ & 1.1 \\ & 2.1 \\ & 3.0 \end{aligned}$ | 0.1 0.6 0.7 1.0 1.3 1.5 2.9 4.2 | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns |
| R-Cell Timing |  |  |  |  |  |  |
| $t_{\text {RCO }}$ Sequential Clock-to-Q <br> $t_{\text {CLR }}$ Asynchronous Clear-to-Q <br> $t_{\text {PRESET }}$ Asynchronous Preset-to-Q <br> $t_{\text {SUD }}$ Flip-Flop Data Input Set-Up <br> $t_{\text {HD }}$ Flip-Flop Data Input Hold <br> $t_{\text {WASYN }}$ Asynchronous Pulse Width <br> $t_{\text {RECASYN }}$ Asynchronous Recovery Time <br> $t_{\text {HASYN }}$ Asynchronous Hold Time |  0.7 <br>  0.6 <br>  0.7 <br> 0.4  <br> 0.0  <br> 1.3  <br> 0.3  <br> 0.3  |  0.8 <br>  0.7 <br>  0.8 <br> 0.4  <br> 0.0  <br> 1.5  <br> 0.4  <br> 0.3  |  0.9 <br>  0.8 <br>  0.9 <br> 0.5  <br> 0.0  <br> 1.7  <br> 0.4  <br> 0.3  |  1.1 <br>  0.9 <br>  1.1 <br> 0.6  <br> 0.0  <br> 2.0  <br> 0.5  <br> 0.4  |  1.6 <br>  1.3 <br>  1.6 <br> 0.8  <br> 0.0  <br> 2.8  <br> 0.7  <br> 0.6  | ns ns ns ns ns ns ns ns |
| Input Module Propagation Delays |  |  |  |  |  |  |
| $\mathrm{t}_{\text {INYH }}$ Input Data Pad-to-Y HIGH <br> $\mathrm{t}_{\text {INYL }}$ Input Data Pad-to-Y LOW | $\begin{aligned} & 0.5 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.6 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 1.3 \end{aligned}$ | 1.1 1.8 | ns ns |
| Input Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |  |
| $t_{\text {IRD1 }}$ $F O=1$ Routing Delay <br> $\mathrm{t}_{\text {IRD2 }}$ $\mathrm{FO}=2$ Routing Delay <br> $\mathrm{t}_{\text {IRD3 }}$ $\mathrm{FO}=3$ Routing Delay <br> $\mathrm{t}_{\text {IRD4 }}$ $\mathrm{FO}=4$ Routing Delay <br> $\mathrm{t}_{\text {IRD8 }}$ $\mathrm{FO}=8$ Routing Delay <br> $\mathrm{t}_{\text {IRD12 }}$ $\mathrm{FO}=12$ Routing Delay | $\begin{aligned} & \hline 0.3 \\ & 0.4 \\ & 0.5 \\ & 0.7 \\ & 1.2 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & \hline 0.3 \\ & 0.5 \\ & 0.7 \\ & 0.9 \\ & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & \hline 0.4 \\ & 0.6 \\ & 0.8 \\ & 1.0 \\ & 1.7 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \hline 0.5 \\ & 0.7 \\ & 0.9 \\ & 1.1 \\ & 2.1 \\ & 3.0 \end{aligned}$ | 0.7 1.0 1.3 1.5 2.9 4.2 | ns ns ns ns ns ns |

## Notes:

1. For dual-module macros, use $t_{P D}+t_{R D 1}+t_{P D n}, t_{R C O}+t_{R D 1}+t_{P D n}$ or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

## A54SX72A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c a}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=2.3 \mathrm{~V}, \mathrm{~T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2' Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| Dedicated (Hard-Wired) Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {HCKH }}$ | Input LOW to HIGH (Pad to R-Cell Input) | 1.3 | 1.5 | 1.7 | 2.1 | 3.1 | ns |
| $\mathrm{t}_{\text {HCKL }}$ | Input HIGH to LOW (Pad to R-Cell Input) | 1.1 | 1.3 | 1.5 | 1.9 | 2.9 | ns |
| $\mathrm{t}_{\text {HPWH }}$ | Minimum Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| $t_{\text {HPWL }}$ | Minimum Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| thCKSW | Maximum Skew | 0.7 | 0.8 | 0.9 | 1.0 | 1.6 | ns |
| $\mathrm{t}_{\mathrm{HP}}$ | Minimum Period | 2.8 | 3.2 | 3.6 | 4.4 | 6.0 | ns |
| $\mathrm{f}_{\text {HMAX }}$ | Maximum Frequency | 350 | 310 | 277 | 227 | 166 | MHz |
| Routed Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (Light Load) (Pad to R-Cell Input) | 2.3 | 2.6 | 2.9 | 3.5 | 4.8 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (Light Load) (Pad to R-Cell Input) | 2.6 | 3.1 | 3.4 | 4.0 | 5.6 | ns |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (50\% Load) (Pad to R-Cell Input) | 3.0 | 3.5 | 3.9 | 4.6 | 6.5 | ns |
| $t_{\text {RCKL }}$ | Input HIGH to LOW (50\% Load) (Pad to R-Cell Input) | 3.3 | 3.8 | 4.2 | 4.9 | 7.1 | ns |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (100\% Load) (Pad to R-Cell Input) | 3.7 | 4.3 | 4.8 | 5.7 | 8.0 | ns |
| $t_{\text {RCKL }}$ | Input HIGH to LOW (100\% Load) (Pad to R-Cell Input) | 4.0 | 4.6 | 5.1 | 6.0 | 8.6 | ns |
| $\mathrm{t}_{\text {RPWH }}$ | Min. Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| $\mathrm{t}_{\text {RPWL }}$ | Min. Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| trcksw | Maximum Skew (Light Load) | 1.8 | 2.1 | 2.4 | 2.7 | 3.8 | ns |
| trcksw | Maximum Skew (50\% Load) | 1.2 | 1.4 | 1.6 | 1.9 | 3.2 | ns |
| trcKSW | Maximum Skew (100\% Load) | 1.4 | 1.5 | 1.7 | 2.0 | 3.4 | ns |

## A54SX72A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\text {ccA }}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathbf{c c ı}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2' Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| Dedicated (Hard-Wired) Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {HCKH }}$ | Input LOW to HIGH <br> (Pad to R-Cell Input) | 1.3 | 1.5 | 1.7 | 2.1 | 3.1 | ns |
| $\mathrm{t}_{\mathrm{HCKL}}$ | Input HIGH to LOW (Pad to R-Cell Input) | 1.1 | 1.3 | 1.5 | 1.9 | 2.9 | ns |
| $\mathrm{t}_{\text {HPWH }}$ | Minimum Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| $\mathrm{t}_{\text {HPWL }}$ | Minimum Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| thCKSW | Maximum Skew | 0.7 | 0.8 | 0.9 | 1.0 | 1.6 | ns |
|  | Minimum Period | 2.8 | 3.2 | 3.6 | 4.4 | 6.0 | ns |
| $\mathrm{f}_{\text {HMAX }}$ | Maximum Frequency | 350 | 310 | 277 | 227 | 166 | MHz |
| Routed Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (Light Load) (Pad to R-Cell Input) | 2.2 | 2.6 | 2.9 | 3.5 | 4.8 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (Light Load) (Pad to R-Cell Input) | 2.7 | 3.1 | 3.5 | 4.1 | 5.7 | ns |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH (50\% Load) (Pad to R-Cell Input) | 3.0 | 3.5 | 3.9 | 4.6 | 6.5 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (50\% Load) (Pad to R-Cell Input) | 3.3 | 3.8 | 4.2 | 4.9 | 7.1 | ns |
| $\mathrm{t}_{\text {RCKH }}$ | Input LOW to HIGH ( $100 \%$ Load) (Pad to R-Cell Input) | 3.7 | 4.3 | 4.8 | 5.7 | 8.0 | ns |
| $\mathrm{t}_{\text {RCKL }}$ | Input HIGH to LOW (100\% Load) (Pad to R-Cell Input) | 4.0 | 4.6 | 5.1 | 6.0 | 8.6 | ns |
| $\mathrm{t}_{\text {RPWH }}$ | Min. Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| $\mathrm{t}_{\text {RPWL }}$ | Min. Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| trcksw | Maximum Skew (Light Load) | 1.8 | 2.1 | 2.4 | 2.7 | 3.8 | ns |
| $t_{\text {RCKSW }}$ | Maximum Skew (50\% Load) | 1.2 | 1.4 | 1.6 | 1.9 | 3.2 | ns |
| trCKSW | Maximum Skew (100\% Load) | 1.4 | 1.5 | 1.7 | 2.0 | 3.4 | ns |

## A54SX72A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c A}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=4.75 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2' Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| Dedicated (Hard-Wired) Array Clock Networks |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {HCKH }}$ | Input LOW to HIGH (Pad to R-Cell Input) | 1.3 | 1.4 | 1.7 | 2.0 | 3.0 | ns |
| ${ }^{\text {tHCKL }}$ | Input HIGH to LOW (Pad to R-Cell Input) | 1.1 | 1.2 | 1.5 | 1.8 | 2.8 | ns |
| $\mathrm{t}_{\text {HPWH }}$ | Minimum Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| $t_{\text {HPWL }}$ | Minimum Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| $t_{\text {HCKSW }}$ | Maximum Skew | 0.7 | 0.8 | 0.9 | 1.0 | 1.6 | ns |
| $t_{\text {HP }}$ | Minimum Period | 2.8 | 3.2 | 3.6 | 4.4 | 6.0 | ns |
| $\mathrm{f}_{\text {HMAX }}$ | Maximum Frequency | 350 | 310 | 277 | 227 | 166 | MHz |
| Routed Array Clock Networks |  |  |  |  |  |  |  |
| $t_{\text {RCKH }}$ | Input LOW to HIGH (Light Load) (Pad to R-Cell Input) | 2.2 | 2.5 | 2.8 | 3.4 | 4.6 | ns |
| $t_{\text {RCKL }}$ | Input HIGH to LOW (Light Load) (Pad to R-Cell Input) | 2.6 | 3.0 | 3.4 | 3.9 | 5.5 | ns |
| $t_{\text {RCKH }}$ | Input LOW to HIGH (50\% Load) (Pad to R-Cell Input) | 3.0 | 3.5 | 3.9 | 4.6 | 6.5 | ns |
| $t_{\text {RCKL }}$ | Input HIGH to LOW (50\% Load) (Pad to R-Cell Input) | 3.3 | 3.8 | 4.2 | 4.9 | 7.1 | ns |
| $t_{\text {RCKH }}$ | Input LOW to HIGH (100\% Load) (Pad to R-Cell Input) | 3.7 | 4.3 | 4.8 | 5.7 | 8.0 | ns |
| $t_{\text {RCKL }}$ | Input HIGH to LOW (100\% Load) (Pad to R-Cell Input) | 4.0 | 4.6 | 5.1 | 6.0 | 8.6 | ns |
| $\mathrm{t}_{\text {RPWH }}$ | Min. Pulse Width HIGH | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| $\mathrm{t}_{\text {RPWL }}$ | Min. Pulse Width LOW | 1.4 | 1.6 | 1.8 | 2.2 | 3.0 | ns |
| trCKSW | Maximum Skew (Light Load) | 1.8 | 2.1 | 2.4 | 2.7 | 3.8 | ns |
| trCKSW | Maximum Skew (50\% Load) |  | 1.4 | 1.6 | 1.9 | 3.2 | ns |
| treksw | Maximum Skew (100\% Load) |  | 1.5 | 1.7 | 2.0 | 3.4 | ns |

## A54SX72A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c A}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=2.3 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2' Speed | '-1' Speed | 'Std' Speed | ‘-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| 2.5V LVTTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad LOW to HIGH | 3.3 | 3.9 | 4.4 | 5.2 | 7.2 | ns |
| $\mathrm{t}_{\mathrm{DHL}}$ | Data-to-Pad HIGH to LOW | 2.6 | 3.0 | 3.4 | 4.0 | 5.5 | ns |
| $t_{\text {DHLS }}$ | Data-to-Pad HIGH to LOW—low slew | 11.7 | 13.5 | 15.3 | 18.0 | 25.9 | ns |
| $t_{\text {ENZL }}$ | Enable-to-Pad, Z to L | 2.4 | 2.8 | 3.2 | 3.7 | 5.2 | ns |
| tenzLS | Data-to-Pad, Z to L—low slew | 11.8 | 13.7 | 15.5 | 18.2 | 25.5 | ns |
| tenzi | Enable-to-Pad, Z to H | 3.4 | 4.0 | 4.5 | 5.3 | 7.5 | ns |
| teNLZ | Enable-to-Pad, L to $Z$ | 2.1 | 2.5 | 2.8 | 3.3 | 4.7 | ns |
| tenhz | Enable-to-Pad, H to Z | 3.4 | 4.0 | 4.5 | 5.3 | 7.5 | ns |
| $\mathrm{d}_{\mathrm{TLH}}{ }^{2}$ | Delta LOW to HIGH | 0.031 | 0.037 | 0.043 | 0.051 | 0.071 | ns/pF |
| $\mathrm{d}_{\text {THL }}{ }^{2}$ | Delta HIGH to LOW | 0.017 | 0.017 | 0.023 | 0.023 | 0.037 | ns/pF |
| $\mathrm{d}_{\text {THLS }}{ }^{2}$ | Delta HIGH to LOW-low slew | 0.057 | 0.060 | 0.071 | 0.086 | 0.117 | $\mathrm{ns} / \mathrm{pF}$ |

Notes:

1. Delays based on 35 pF loading.
2. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A54SX72A Timing Characteristics (Continued) <br> (Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c A}}=2.3 \mathrm{~V}, \mathrm{~V}_{\mathbf{c c I}}=\mathbf{3 . 0 V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )



Notes:

1. Delays based on 10 pF loading and $25 \Omega$ resistance.
2. Delays based on 35 pF loading.
3. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## A54SX72A Timing Characteristics (Continued)

(Worst-Case Commercial Conditions $\mathbf{V}_{\mathbf{c c A}}=2.3 \mathrm{~V}, \mathbf{V}_{\mathbf{c c ı}}=4.75 \mathrm{~V}, \mathbf{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$ )

|  |  | '-3' Speed | '-2’ Speed | '-1' Speed | 'Std' Speed | '-F' Speed |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Units |
| 5.0V PCI Output Module Timing ${ }^{1}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad LOW to HIGH | 2.1 | 2.5 | 2.8 | 3.3 | 4.6 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad HIGH to LOW | 2.8 | 3.2 | 3.7 | 4.3 | 6.0 | ns |
| $\mathrm{t}_{\text {DHLS }}$ | Data-to-Pad HIGH to LOW—low slew | 7.4 | 8.5 | 9.6 | 11.3 | 15.9 | ns |
| $t_{\text {ENZL }}$ | Enable-to-Pad, Z to L | 1.3 | 1.5 | 1.7 | 2.0 | 2.8 | ns |
| $t_{\text {ENZLS }}$ | Enable-to-Pad, Z to L—low slew | 3.5 | 5.1 | 5.9 | 6.9 | 9.7 | ns |
| teNZH | Enable-to-Pad, Z to H | 1.3 | 1.5 | 1.7 | 2.0 | 2.8 | ns |
| tenlz | Enable-to-Pad, L to $Z$ | 3.0 | 3.5 | 3.9 | 4.6 | 6.4 | ns |
| tenhz | Enable-to-Pad, H to Z | 3.0 | 3.5 | 3.9 | 4.6 | 6.4 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{3}$ | Delta LOW to HIGH | 0.016 | 0.016 | 0.02 | 0.022 | 0.032 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THL }}{ }^{3}$ | Delta HIGH to LOW | 0.026 | 0.03 | 0.032 | 0.04 | 0.052 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THLS }}{ }^{3}$ | Delta HIGH to LOW—low slew | 0.04 | 0.052 | 0.06 | 0.07 | 0.096 | ns/pF |
| 5.0V TTL Output Module Timing ${ }^{2}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad LOW to HIGH | 1.9 | 2.2 | 2.5 | 3.0 | 4.2 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad HIGH to LOW | 2.6 | 3.0 | 3.4 | 4.0 | 5.6 | ns |
| $\mathrm{t}_{\mathrm{DHLS}}$ | Data-to-Pad HIGH to LOW-low slew | 6.7 | 7.7 | 8.8 | 10.3 | 14.4 | ns |
| teNZL | Enable-to-Pad, Z to L | 2.1 | 2.4 | 2.7 | 3.2 | 4.5 | ns |
| $t_{\text {ENZLS }}$ | Enable-to-Pad, Z to L—low slew | 7.4 | 8.4 | 9.5 | 11.0 | 15.4 | ns |
| tenzh | Enable-to-Pad, Z to H | 2.3 | 2.7 | 3.1 | 3.6 | 5.0 | ns |
| tenlz | Enable-to-Pad, L to Z | 3.6 | 4.2 | 4.7 | 5.6 | 7.8 | ns |
| tENHZ | Enable-to-Pad, H to Z | 3.0 | 3.5 | 3.9 | 4.6 | 6.4 | ns |
| $\mathrm{d}_{\text {TLH }}{ }^{3}$ | Delta LOW to HIGH | 0.014 | 0.017 | 0.017 | 0.023 | 0.031 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THL }}{ }^{3}$ | Delta HIGH to LOW | 0.023 | 0.029 | 0.031 | 0.037 | 0.051 | ns/pF |
| $\mathrm{d}_{\text {THLS }}{ }^{3}$ | Delta HIGH to LOW—low slew | 0.043 | 0.046 | 0.057 | 0.066 | 0.089 | $\mathrm{ns} / \mathrm{pF}$ |

## Notes:

1. Delays based on 50 pF loading.
2. Delays based on 35 pF loading.
3. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.

## Pin Description

## CLKA/B Clock A and B

These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0V PCI specifications. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A54SX72A, these clocks can be configured as user I/0.)

## QCLKA/B/C/D, Quadrant Clock A, B, C, and D I/O

These four pins are the quadrant clock inputs and are only for A54SX72A. They are clock inputs for clock distribution networks. Input levels are compatible with standard TTL, LVTTL, 3.3V PCI or 5.0V PCI specifications. Each of these clock inputs can drive up to a quarter of the chip, or they can be grouped together to drive multiple quadrants. The clock input is buffered prior to clocking the R-cells. If not used as a clock it will behave as a regular I/O.

## GND <br> Ground

LOW supply voltage.

## HCLK Dedicated (Hard-wired) <br> Array Clock

This pin is the clock input for sequential modules. Input levels are compatible with standard TTL, LVTTL, 3.3V PCI or 5.0V PCI specifications. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

## I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/0 pins are automatically tristated by the Designer Series software.

## NC No Connection

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

```
PRA, PRB, Probe A/B
I/O
```

The Probe pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

## TCK, I/O Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 3 on page 10). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

## TDI, I/O Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 3 on page 10). This pin functions as an I/0 when the boundary scan state machine reaches the "logic reset" state.

## TDO, I/O Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 3 on page 10). This pin functions as an I/0 when the boundary scan state machine reaches the "logic reset" state.

## TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO, TRST). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 3 on page 10). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/0 pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

## TRST, I/O Boundary Scan Reset Pin

Once it is configured as the JTAG Reset pin, the TRST pin functions as an active-low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with an internal pull-up resistor. This pin functions as an I/0 when the "Reserve JTAG Reset Pin" is not selected in Designer.

## Vcci Supply Voltage

Supply voltage for I/Os. See Table 2 on page 10.
Vcca Supply Voltage
Supply voltage for Array. See Table 2 on page 10.

## Package Pin Assignments

 208-Pin PQFP (Top View)

## 208-Pin PQFP

| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: | :---: | :---: |
| 1 | GND | GND | GND | GND |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O | TDI, I/O |
| 3 | I/O | I/O | I/O | I/O |
| 4 | NC | I/O | I/O | I/O |
| 5 | I/O | I/O | I/O | I/O |
| 6 | NC | I/O | I/O | I/O |
| 7 | I/O | I/O | I/O | I/O |
| 8 | I/O | I/O | I/O | I/O |
| 9 | I/O | I/O | I/O | I/O |
| 10 | I/O | I/O | I/O | I/O |
| 11 | TMS | TMS | TMS | TMS |
| 12 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 13 | I/O | I/O | I/O | I/O |
| 14 | NC | I/O | I/O | I/O |
| 15 | I/O | I/O | I/O | I/O |
| 16 | I/O | I/O | I/O | I/O |
| 17 | NC | I/O | I/O | I/O |
| 18 | I/O | I/O | I/O | GND |
| 19 | I/O | 1/O | 1/O | $\mathrm{V}_{\text {CCA }}$ |
| 20 | NC | I/O | I/O | I/O |
| 21 | I/O | I/O | I/O | I/O |
| 22 | I/O | I/O | I/O | I/O |
| 23 | NC | I/O | I/O | I/O |
| 24 | I/O | I/O | I/O | I/O |
| 25 | NC | NC | NC | I/O |
| 26 | GND | GND | GND | GND |
| 27 | $V_{\text {CCA }}$ | $V_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 28 | GND | GND | GND | GND |
| 29 | I/O | I/O | I/O | I/O |
| 30 | TRST, I/O | TRST, I/O | TRST, I/O | TRST, I/O |
| 31 | NC | I/O | I/O | I/O |
| 32 | I/O | 1/O | 1/O | 1/O |
| 33 | I/O | 1/O | I/O | I/O |
| 34 | I/O | 1/O | I/O | 1/O |
| 35 | NC | 1/O | 1/O | I/O |
| 36 | I/O | 1/O | I/O | 1/O |
| 37 | I/O | 1/O | 1/O | I/O |
| 38 | I/O | 1/O | 1/O | 1/O |
| 39 | NC | I/O | I/O | I/O |
| 40 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 41 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 42 | I/O | I/O | I/O | I/O |
| 43 | I/O | I/O | I/O | 1/0 |
| 44 | I/O | 1/O | 1/O | I/O |
| 45 | I/O | 1/O | I/O | 1/O |
| 46 | I/O | I/O | I/O | 1/O |

208-Pin PQFP (Continued)

| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: | :---: | :---: |
| 47 | I/O | I/O | I/O | I/O |
| 48 | NC | I/O | I/O | I/O |
| 49 | I/O | 1/0 | I/O | I/O |
| 50 | NC | I/O | I/O | I/O |
| 51 | I/O | I/O | I/O | I/O |
| 52 | GND | GND | GND | GND |
| 53 | I/O | I/O | I/O | I/O |
| 54 | I/O | 1/O | I/O | I/O |
| 55 | I/O | 1/O | I/O | I/O |
| 56 | I/O | 1/O | I/O | I/O |
| 57 | I/O | 1/O | I/O | I/O |
| 58 | I/O | I/O | I/O | I/O |
| 59 | I/O | I/O | I/O | I/O |
| 60 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 61 | NC | I/O | I/O | I/O |
| 62 | I/O | 1/O | I/O | I/O |
| 63 | I/O | 1/O | I/O | I/O |
| 64 | NC | 1/O | I/O | I/O |
| 65 | I/O | I/O | NC | I/O |
| 66 | I/O | 1/O | I/O | I/O |
| 67 | NC | 1/O | I/O | I/O |
| 68 | I/O | I/O | I/O | 1/O |
| 69 | I/O | I/O | I/O | 1/O |
| 70 | NC | I/O | I/O | 1/O |
| 71 | I/O | I/O | I/O | 1/O |
| 72 | I/O | I/O | I/O | I/O |
| 73 | NC | I/O | I/O | I/O |
| 74 | I/O | I/O | I/O | QCLKA |
| 75 | NC | I/O | I/O | I/O |
| 76 | PRB, I/O | PRB, I/O | PRB, I/O | PRB,I/O |
| 77 | GND | GND | GND | GND |
| 78 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 79 | GND | GND | GND | GND |
| 80 | NC | NC | NC | NC |
| 81 | I/O | I/O | I/O | I/O |
| 82 | HCLK | HCLK | HCLK | HCLK |
| 83 | I/O | I/O | I/O | $\mathrm{V}_{\text {CCI }}$ |
| 84 | I/O | 1/O | I/O | QCLKB |
| 85 | NC | I/O | I/O | I/O |
| 86 | I/O | I/O | I/O | I/O |
| 87 | I/O | I/O | I/O | 1/O |
| 88 | NC | 1/O | I/O | I/O |
| 89 | I/O | 1/O | I/O | I/O |
| 90 | I/O | 1/O | I/O | I/O |
| 91 | NC | I/O | I/O | 1/O |
| 92 | I/O | 1/O | I/O | I/O |

208-Pin PQFP (Continued)

| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: | :---: | :---: |
| 93 | I/O | I/O | I/O | I/O |
| 94 | NC | 1/0 | I/O | 1/0 |
| 95 | I/O | 1/0 | 1/0 | 1/0 |
| 96 | 1/0 | 1/0 | I/O | I/O |
| 97 | NC | I/O | 1/0 | 1/0 |
| 98 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{ClI}}$ | $\mathrm{V}_{\mathrm{ClI}}$ |
| 99 | I/O | I/O | I/O | I/O |
| 100 | 1/0 | 1/0 | I/O | I/O |
| 101 | I/O | 1/0 | 1/0 | 1/0 |
| 102 | I/O | 1/0 | I/O | 1/0 |
| 103 | TDO, //O | TDO, I/O | TDO, I/O | TDO, I/O |
| 104 | I/O | I/O | I/O | //O |
| 105 | GND | GND | GND | GND |
| 106 | NC | I/O | I/O | I/O |
| 107 | I/O | 1/0 | 1/0 | I/O |
| 108 | NC | I/O | I/O | I/O |
| 109 | I/O | 1/0 | 1/0 | 1/0 |
| 110 | 1/0 | 1/0 | I/O | 1/0 |
| 111 | I/O | 1/0 | I/O | 1/0 |
| 112 | 1/0 | I/O | I/O | I/O |
| 113 | I/O | I/O | I/O | I/O |
| 114 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{v}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 115 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 116 | NC | I/O | I/O | GND |
| 117 | I/O | I/O | I/O | $\mathrm{V}_{\text {CCA }}$ |
| 118 | 1/0 | 1/0 | 1/0 | I/O |
| 119 | NC | 1/0 | I/O | 1/0 |
| 120 | I/O | I/O | I/O | I/O |
| 121 | 1/0 | I/O | I/O | I/O |
| 122 | NC | 1/0 | I/O | 1/0 |
| 123 | I/O | 1/0 | I/O | 1/0 |
| 124 | 1/0 | 1/0 | 1/0 | 1/0 |
| 125 | NC | 1/0 | I/O | I/O |
| 126 | I/O | I/O | 1/0 | 1/0 |
| 127 | 1/0 | 1/0 | I/O | I/O |
| 128 | I/O | I/O | 1/0 | I/O |
| 129 | GND | GND | GND | GND |
| 130 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 131 | GND | GND | GND | GND |
| 132 | NC | NC | NC | I/O |
| 133 | I/O | I/O | I/O | I/O |
| 134 | 1/0 | I/O | I/O | I/O |
| 135 | NC | 1/0 | 1/0 | 1/0 |
| 136 | 1/0 | 1/0 | I/O | I/O |
| 137 | 1/0 | 1/0 | I/O | I/O |
| 138 | NC | 1/0 | I/O | 1/0 |

## 208-Pin PQFP (Continued)

| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: | :---: | :---: |
| 139 | I/O | I/O | I/O | I/O |
| 140 | I/O | I/O | I/O | I/O |
| 141 | NC | 1/0 | I/O | I/O |
| 142 | I/O | 1/0 | I/O | I/O |
| 143 | NC | I/O | I/O | //O |
| 144 | I/O | 1/0 | I/O | //O |
| 145 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {cca }}$ | $\mathrm{V}_{\text {cca }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 146 | GND | GND | GND | GND |
| 147 | I/O | I/O | I/O | //O |
| 148 | $\mathrm{v}_{\mathrm{ClI}}$ | $\mathrm{V}_{\mathrm{ClI}}$ | $\mathrm{V}_{\mathrm{ClI}}$ | $\mathrm{V}_{\mathrm{Cl}}$ |
| 149 | I/O | I/O | I/O | I/O |
| 150 | I/O | 1/0 | I/O | I/O |
| 151 | 1/0 | 1/0 | I/O | I/O |
| 152 | I/O | 1/0 | I/O | //O |
| 153 | I/O | 1/0 | 1/0 | I/O |
| 154 | 1/0 | 1/0 | I/O | I/O |
| 155 | NC | 1/0 | I/O | I/O |
| 156 | NC | I/O | I/O | I/O |
| 157 | GND | GND | GND | GND |
| 158 | I/O | I/O | I/O | I/O |
| 159 | I/O | 1/0 | 1/0 | 1/0 |
| 160 | I/O | I/O | I/O | 1/0 |
| 161 | I/O | 1/0 | I/O | I/O |
| 162 | I/O | 1/0 | 1/0 | I/O |
| 163 | I/O | I/O | I/O | //O |
| 164 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{ClI}}$ | $\mathrm{V}_{\mathrm{ClI}}$ |
| 165 | I/O | I/O | I/O | I/O |
| 166 | I/O | 1/0 | I/O | 1/0 |
| 167 | NC | 1/0 | 1/0 | 1/0 |
| 168 | 1/0 | 1/0 | 1/0 | 1/0 |
| 169 | 1/0 | 1/0 | I/O | I/O |
| 170 | NC | 1/0 | 1/0 | 1/0 |
| 171 | I/O | I/O | I/O | I/O |
| 172 | 1/0 | 1/0 | I/O | I/O |
| 173 | NC | 1/0 | I/O | //O |
| 174 | I/O | 1/0 | 1/0 | 1/0 |
| 175 | 1/0 | 1/0 | 1/0 | 1/0 |
| 176 | NC | I/O | 1/0 | 1/0 |
| 177 | I/O | 1/0 | I/O | I/O |
| 178 | 1/0 | 1/0 | I/O | QCLKD |
| 179 | I/O | I/O | I/O | //O |
| 180 | CLKA | CLKA | CLKA | CLKA |
| 181 | CLKB | CLKB | CLKB | CLKB |
| 182 | NC | NC | NC | NC |
| 183 | GND | GND | GND | GND |
| 184 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |

208-Pin PQFP (Continued)

| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: | :---: | :---: |
| 185 | GND | GND | GND | GND |
| 186 | PRA, I/O | PRA, I/O | PRA, I/O | PRA, I/O |
| 187 | I/O | I/O | I/O | $\mathrm{V}_{\mathrm{CCI}}$ |
| 188 | I/O | I/O | I/O | I/O |
| 189 | NC | I/O | I/O | I/O |
| 190 | I/O | I/O | I/O | QCLKC |
| 191 | I/O | I/O | I/O | I/O |
| 192 | NC | I/O | I/O | I/O |
| 193 | I/O | I/O | I/O | I/O |
| 194 | I/O | I/O | I/O | I/O |
| 195 | NC | I/O | I/O | I/O |
| 196 | I/O | I/O | I/O | I/O |
| 197 | I/O | I/O | I/O | I/O |
| 198 | NC | I/O | I/O | I/O |
| 199 | I/O | I/O | I/O | I/O |
| 200 | I/O | I/O | I/O | I/O |
| 201 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 202 | NC | I/O | I/O | I/O |
| 203 | NC | I/O | I/O | I/O |
| 204 | I/O | I/O | I/O | I/O |
| 205 | NC | I/O | I/O | I/O |
| 206 | I/O | I/O | I/O | I/O |
| 207 | I/O | I/O | I/O | I/O |
| 208 | TCK, I/O | TCK, I/O | TCK, I/O | TCK, I/O |

## Package Pin Assignments (Continued)

## 100-Pin TQFP (Top View)



100-TQFP

| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| :---: | :---: | :---: | :---: |
| 1 | GND | GND | GND |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O |
| 3 | I/O | I/O | I/O |
| 4 | 1/O | I/O | I/O |
| 5 | I/O | I/O | I/O |
| 6 | I/O | I/O | I/O |
| 7 | TMS | TMS | TMS |
| 8 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 9 | GND | GND | GND |
| 10 | I/O | I/O | I/O |
| 11 | I/O | I/O | I/O |
| 12 | I/O | I/O | I/O |
| 13 | I/O | I/O | I/O |
| 14 | I/O | I/O | I/O |
| 15 | I/O | I/O | I/O |
| 16 | TRST, I/O | TRST, I/O | TRST, I/O |
| 17 | I/O | I/O | I/O |
| 18 | I/O | I/O | I/O |
| 19 | I/O | I/O | I/O |
| 20 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 21 | I/O | I/O | I/O |
| 22 | I/O | I/O | I/O |
| 23 | 1/O | I/O | I/O |
| 24 | I/O | I/O | I/O |
| 25 | 1/O | I/O | I/O |
| 26 | I/O | I/O | I/O |
| 27 | I/O | I/O | I/O |
| 28 | I/O | I/O | I/O |
| 29 | I/O | I/O | I/O |
| 30 | I/O | I/O | I/O |
| 31 | I/O | I/O | I/O |
| 32 | 1/O | I/O | I/O |
| 33 | I/O | I/O | I/O |
| 34 | PRB, I/O | PRB, I/O | PRB, I/O |
| 35 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 36 | GND | GND | GND |
| 37 | NC | NC | NC |
| 38 | I/O | I/O | I/O |
| 39 | HCLK | HCLK | HCLK |
| 40 | I/O | I/O | I/O |
| 41 | 1/O | I/O | I/O |
| 42 | I/O | I/O | I/O |
| 43 | I/O | I/O | I/O |
| 44 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 45 | I/O | I/O | I/O |
| 46 | I/O | I/O | I/O |
| 47 | I/O | I/O | I/O |
| 48 | I/O | 1/O | I/O |
| 49 | TDO, I/O | TDO, I/O | TDO, I/O |
| 50 | I/O | I/O | I/O |


| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| :---: | :---: | :---: | :---: |
| 51 | GND | GND | GND |
| 52 | I/O | I/O | I/O |
| 53 | I/O | I/O | I/O |
| 54 | I/O | I/O | I/O |
| 55 | 1/O | I/O | 1/O |
| 56 | I/O | I/O | I/O |
| 57 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 58 | $\mathrm{V}_{\text {CCI }}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 59 | I/O | I/O | I/O |
| 60 | 1/O | I/O | 1/O |
| 61 | I/O | I/O | I/O |
| 62 | I/O | I/O | I/O |
| 63 | I/O | I/O | I/O |
| 64 | I/O | I/O | I/O |
| 65 | I/O | I/O | I/O |
| 66 | I/O | I/O | I/O |
| 67 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 68 | GND | GND | GND |
| 69 | GND | GND | GND |
| 70 | I/O | I/O | I/O |
| 71 | I/O | I/O | I/O |
| 72 | I/O | I/O | I/O |
| 73 | I/O | I/O | I/O |
| 74 | I/O | I/O | I/O |
| 75 | I/O | I/O | I/O |
| 76 | I/O | I/O | I/O |
| 77 | I/O | I/O | I/O |
| 78 | I/O | I/O | I/O |
| 79 | I/O | I/O | I/O |
| 80 | I/O | I/O | I/O |
| 81 | I/O | I/O | I/O |
| 82 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 83 | I/O | I/O | I/O |
| 84 | I/O | I/O | I/O |
| 85 | I/O | I/O | I/O |
| 86 | I/O | I/O | I/O |
| 87 | CLKA | CLKA | CLKA |
| 88 | CLKB | CLKB | CLKB |
| 89 | NC | NC | NC |
| 90 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 91 | GND | GND | GND |
| 92 | PRA, I/O | PRA, I/O | PRA, I/O |
| 93 | I/O | I/O | I/O |
| 94 | I/O | I/O | I/O |
| 95 | 1/O | 1/O | I/O |
| 96 | 1/O | 1/0 | I/O |
| 97 | I/O | I/O | I/O |
| 98 | I/O | I/O | I/O |
| 99 | I/O | I/O | I/O |
| 100 | TCK, I/O | TCK, I/O | TCK, I/O |

## Package Pin Assignments (continued)

## 144-Pin TQFP (Top View)



144-Pin TQFP

| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function | Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | GND | GND | GND | 39 | I/O | I/O | I/O |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O | 40 | 1/0 | 1/0 | I/O |
| 3 | I/O | I/O | I/O | 41 | 1/0 | 1/0 | I/O |
| 4 | 1/0 | 1/0 | 1/0 | 42 | 1/0 | 1/0 | 1/0 |
| 5 | 1/0 | 1/0 | 1/0 | 43 | I/O | I/O | I/O |
| 6 | 1/0 | 1/0 | 1/0 | 44 | $\mathrm{v}_{\mathrm{CCI}}$ | $\mathrm{v}_{\mathrm{CCI}}$ | $\mathrm{v}_{\mathrm{CCI}}$ |
| 7 | I/O | I/O | 1/0 | 45 | I/O | I/O | I/O |
| 8 | 1/0 | I/O | I/O | 46 | 1/0 | 1/0 | I/O |
| 9 | TMS | TMS | TMS | 47 | I/O | 1/0 | 1/0 |
| 10 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | 48 | 1/0 | 1/0 | 1/O |
| 11 | GND | GND | GND | 49 | 1/0 | I/O | I/O |
| 12 | I/O | I/O | I/O | 50 | I/O | I/O | I/O |
| 13 | 1/0 | 1/0 | 1/0 | 51 | 1/0 | 1/0 | I/O |
| 14 | 1/0 | 1/0 | 1/0 | 52 | 1/0 | 1/0 | I/O |
| 15 | 1/0 | 1/0 | I/O | 53 | I/O | I/O | I/O |
| 16 | 1/0 | 1/0 | 1/0 | 54 | PRB, I/O | PRB, I/O | PRB, I/O |
| 17 | 1/0 | I/O | I/O | 55 | I/O | I/O | I/O |
| 18 | I/O | 1/0 | 1/0 | 56 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 19 | NC | NC | NC | 57 | GND | GND | GND |
| 20 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | 58 | NC | NC | NC |
| 21 | I/O | I/O | I/O | 59 | 1/0 | 1/0 | I/O |
| 22 | TRST, I/O | TRST, I/O | TRST, I/O | 60 | HCLK | HCLK | HCLK |
| 23 | I/O | I/O | I/O | 61 | I/O | I/O | I/O |
| 24 | 1/0 | I/O | 1/0 | 62 | 1/0 | 1/0 | I/O |
| 25 | 1/0 | 1/0 | 1/0 | 63 | 1/0 | 1/0 | I/O |
| 26 | 1/0 | 1/0 | 1/0 | 64 | 1/0 | 1/0 | I/O |
| 27 | I/O | I/O | I/O | 65 | I/O | I/O | I/O |
| 28 | GND | GND | GND | 66 | 1/0 | 1/0 | 1/0 |
| 29 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | 67 | I/O | I/O | I/O |
| 30 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | 68 | $\mathrm{v}_{\mathrm{CCI}}$ | $\mathrm{v}_{\mathrm{CCI}}$ | $\mathrm{v}_{\mathrm{CCI}}$ |
| 31 | I/O | I/O | I/O | 69 | I/O | I/O | I/O |
| 32 | 1/0 | I/O | 1/0 | 70 | I/O | 1/0 | 1/0 |
| 33 | 1/0 | 1/0 | 1/0 | 71 | TDO, I/O | TDO, I/O | TDO, I/O |
| 34 | 1/0 | 1/0 | 1/0 | 72 | I/O | I/O | I/O |
| 35 | 1/0 | 1/0 | 1/0 | 73 | GND | GND | GND |
| 36 | GND | GND | GND | 74 | I/O | I/O | I/O |
| 37 | I/O | I/O | I/O | 75 | I/O | I/O | I/O |
| 38 | 1/0 | 1/0 | 1/0 | 76 | 1/0 | 1/0 | 1/0 |

144-Pin TQFP (Continued)

| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| :---: | :---: | :---: | :---: |
| 77 | I/O | I/O | I/O |
| 78 | I/O | I/O | I/O |
| 79 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 80 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 81 | GND | GND | GND |
| 82 | I/O | I/O | I/O |
| 83 | I/O | I/O | I/O |
| 84 | I/O | I/O | I/O |
| 85 | I/O | I/O | I/O |
| 86 | I/O | I/O | I/O |
| 87 | I/O | I/O | I/O |
| 88 | I/O | I/O | I/O |
| 89 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 90 | NC | NC | NC |
| 91 | I/O | I/O | I/O |
| 92 | I/O | I/O | I/O |
| 93 | I/O | I/O | I/O |
| 94 | I/O | I/O | I/O |
| 95 | I/O | I/O | I/O |
| 96 | I/O | I/O | I/O |
| 97 | I/O | I/O | I/O |
| 98 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 99 | GND | GND | GND |
| 100 | I/O | I/O | I/O |
| 101 | GND | GND | GND |
| 102 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 103 | I/O | I/O | I/O |
| 104 | I/O | I/O | I/O |
| 105 | I/O | I/O | I/O |
| 106 | I/O | I/O | I/O |
| 107 | I/O | I/O | I/O |
| 108 | I/O | I/O | I/O |
| 109 | GND | GND | GND |
| 110 | I/O | I/O | I/O |


| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| :---: | :---: | :---: | :---: |
| 111 | I/O | I/O | I/O |
| 112 | I/O | I/O | I/O |
| 113 | I/O | I/O | I/O |
| 114 | I/O | I/O | I/O |
| 115 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 116 | I/O | I/O | I/O |
| 117 | I/O | I/O | I/O |
| 118 | I/O | I/O | I/O |
| 119 | I/O | I/O | I/O |
| 120 | I/O | I/O | I/O |
| 121 | I/O | I/O | I/O |
| 122 | I/O | I/O | I/O |
| 123 | I/O | I/O | I/O |
| 124 | I/O | I/O | I/O |
| 125 | CLKA | CLKA | CLKA |
| 126 | CLKB | CLKB | CLKB |
| 127 | NC | NC | NC |
| 128 | GND | GND | GND |
| 129 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 130 | I/O | I/O | I/O |
| 131 | PRA, I/O | PRA, I/O | PRA, I/O |
| 132 | I/O | I/O | I/O |
| 133 | I/O | I/O | I/O |
| 134 | I/O | I/O | I/O |
| 135 | I/O | I/O | I/O |
| 136 | I/O | I/O | I/O |
| 137 | I/O | I/O | I/O |
| 138 | I/O | I/O | I/O |
| 139 | I/O | I/O | I/O |
| 140 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 141 | I/O | I/O | I/O |
| 142 | 1/O | 1/O | I/O |
| 143 | I/O | I/O | I/O |
| 144 | TCK, I/O | TCK, I/O | TCK, I/O |

## Package Pin Assignments (Continued)

## 176-Pin TQFP (Top View)



176-Pin TQFP

| Pin Number | A54SX32A Function |
| :---: | :---: |
| 1 | GND |
| 2 | TDI, I/O |
| 3 | I/O |
| 4 | I/O |
| 5 | I/O |
| 6 | I/O |
| 7 | I/O |
| 8 | I/O |
| 9 | I/O |
| 10 | TMS |
| 11 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |
| 15 | I/O |
| 16 | I/O |
| 17 | I/O |
| 18 | I/O |
| 19 | I/O |
| 20 | I/O |
| 21 | GND |
| 22 | $\mathrm{V}_{\text {CCA }}$ |
| 23 | GND |
| 24 | I/O |
| 25 | TRST, I/O |
| 26 | I/O |
| 27 | I/O |
| 28 | I/O |
| 29 | I/O |
| 30 | I/O |
| 31 | I/O |
| 32 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 33 | $\mathrm{V}_{\text {CCA }}$ |
| 34 | I/O |
| 35 | I/O |
| 36 | I/O |
| 37 | I/O |
| 38 | I/O |
| 39 | I/O |
| 40 | I/O |
| 41 | I/O |
| 42 | I/O |
| 43 | I/O |
| 44 | GND |
| 45 | I/O |


| Pin Number | $\begin{aligned} & \text { A54SX32A } \\ & \text { Function } \end{aligned}$ |
| :---: | :---: |
| 46 | I/O |
| 47 | I/O |
| 48 | I/O |
| 49 | I/O |
| 50 | I/O |
| 51 | I/O |
| 52 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 53 | I/O |
| 54 | I/O |
| 55 | I/O |
| 56 | I/O |
| 57 | I/O |
| 58 | I/O |
| 59 | I/O |
| 60 | I/O |
| 61 | I/O |
| 62 | I/O |
| 63 | I/O |
| 64 | PRB, I/O |
| 65 | GND |
| 66 | $\mathrm{V}_{\text {CCA }}$ |
| 67 | NC |
| 68 | I/O |
| 69 | HCLK |
| 70 | I/O |
| 71 | I/O |
| 72 | I/O |
| 73 | I/O |
| 74 | I/O |
| 75 | I/O |
| 76 | I/O |
| 77 | I/O |
| 78 | I/O |
| 79 | I/O |
| 80 | I/O |
| 81 | I/O |
| 82 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 83 | I/O |
| 84 | I/O |
| 85 | I/O |
| 86 | I/O |
| 87 | TDO, I/O |
| 88 | I/O |
| 89 | GND |
| 90 | I/O |


| Pin Number | A54SX32A Function |
| :---: | :---: |
| 91 | I/O |
| 92 | I/O |
| 93 | I/O |
| 94 | I/O |
| 95 | I/O |
| 96 | I/O |
| 97 | I/O |
| 98 | $\mathrm{V}_{\text {CCA }}$ |
| 99 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 100 | I/O |
| 101 | I/O |
| 102 | I/O |
| 103 | I/O |
| 104 | I/O |
| 105 | I/O |
| 106 | I/O |
| 107 | I/O |
| 108 | GND |
| 109 | $\mathrm{V}_{\text {CCA }}$ |
| 110 | GND |
| 111 | I/O |
| 112 | I/O |
| 113 | I/O |
| 114 | I/O |
| 115 | I/O |
| 116 | I/O |
| 117 | I/O |
| 118 | I/O |
| 119 | I/O |
| 120 | I/O |
| 121 | I/O |
| 122 | $\mathrm{V}_{\text {CCA }}$ |
| 123 | GND |
| 124 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 125 | I/O |
| 126 | I/O |
| 127 | I/O |
| 128 | I/O |
| 129 | I/O |
| 130 | I/O |
| 131 | I/O |
| 132 | I/O |
| 133 | GND |
| 134 | I/O |
| 135 | I/O |


| Pin Number | A54SX32A Function |
| :---: | :---: |
| 136 | I/O |
| 137 | I/O |
| 138 | I/O |
| 139 | I/O |
| 140 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 141 | I/O |
| 142 | I/O |
| 143 | I/O |
| 144 | I/O |
| 145 | I/O |
| 146 | I/O |
| 147 | I/O |
| 148 | I/O |
| 149 | I/O |
| 150 | I/O |
| 151 | I/O |
| 152 | CLKA |
| 153 | CLKB |
| 154 | NC |
| 155 | GND |
| 156 | $\mathrm{V}_{\text {CCA }}$ |
| 157 | PRA, I/O |
| 158 | I/O |
| 159 | I/O |
| 160 | I/O |
| 161 | I/O |
| 162 | I/O |
| 163 | I/O |
| 164 | I/O |
| 165 | I/O |
| 166 | I/O |
| 167 | I/O |
| 168 | I/O |
| 169 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 170 | I/O |
| 171 | I/O |
| 172 | I/O |
| 173 | I/O |
| 174 | I/O |
| 175 | I/O |
| 176 | TCK, I/O |

## Package Pin Assignments (Continued)

| A | OOOOOOOOOOOOOOOOOOOOOOO |
| :---: | :---: |
| в | OOOOOOOOOOOOOOOOOOOOOOO |
| c |  |
| D | OOOOOOOOOOOOOOOOOOOOOOO |
| E | OOOO OOOO |
| F | OOOO OOOO |
| G | OOOO OOOO |
| H | OOOO OOOO |
| J | OOOO OOOO |
| к | OOOO OOOOO OOOO |
| L | OOOO OOOOO OOOO |
| M | OOOO OOOOO OOOO |
| N | O000 00000 0000 |
| P | OOOO OOOOO OOOO |
| R | OOOO OOOO |
| T | OOOO OOOO |
| $u$ | OOOO OOOO |
| $v$ | OOOO OOOO |
| w | OOOO 0000 |
| Y | OOOOOOOOOOOOOOOOOOOOOOO |
| AA | ००OOOOOOOOOOOOOOOOOOOOO |
| AB | ○○○○○○○○○○○○○○○○○○○○○○○ |
|  | ○○○○○○○○○○○○○○○○○○○○○○○ |

329-Pin PBGA

| Pin Number | A54SX32A Function |
| :---: | :---: |
| A1 | GND |
| A2 | GND |
| A3 | $\mathrm{V}_{\mathrm{CCI}}$ |
| A4 | NC |
| A5 | I/O |
| A6 | I/O |
| A7 | $\mathrm{V}_{\mathrm{CCI}}$ |
| A8 | NC |
| A9 | I/O |
| A10 | I/O |
| A11 | I/O |
| A12 | I/O |
| A13 | CLKB |
| A14 | I/O |
| A15 | I/O |
| A16 | I/O |
| A17 | I/O |
| A18 | I/O |
| A19 | I/O |
| A20 | I/O |
| A21 | NC |
| A22 | $\mathrm{V}_{\mathrm{CCI}}$ |
| A23 | GND |
| AA1 | $\mathrm{V}_{\mathrm{CCI}}$ |
| AA2 | I/O |
| AA3 | GND |
| AA4 | I/O |
| AA5 | I/O |
| AA6 | I/O |
| AA7 | I/O |
| AA8 | I/O |
| AA9 | I/O |
| AA10 | I/O |
| AA11 | I/O |
| AA12 | I/O |
| AA13 | I/O |
| AA14 | I/O |
| AA15 | I/O |
| AA16 | I/O |
| AA17 | I/O |
| AA18 | I/O |
| AA19 | I/O |
| AA20 | TDO, I/O |
| AA21 | $\mathrm{V}_{\mathrm{CCI}}$ |
| AA22 | I/O |


| Pin Number | A54SX32A Function |
| :---: | :---: |
| AA23 | $\mathrm{V}_{\mathrm{CCI}}$ |
| AB1 | I/O |
| AB2 | GND |
| AB3 | I/O |
| AB4 | I/O |
| AB5 | I/O |
| AB6 | I/O |
| AB7 | I/O |
| AB8 | I/O |
| AB9 | I/O |
| AB10 | I/O |
| AB11 | PRB, I/O |
| AB12 | I/O |
| AB13 | HCLK |
| AB14 | I/O |
| AB15 | I/O |
| AB16 | I/O |
| AB17 | I/O |
| AB18 | I/O |
| AB19 | I/O |
| AB20 | I/O |
| AB21 | I/O |
| AB22 | GND |
| AB23 | I/O |
| AC1 | GND |
| AC2 | $\mathrm{V}_{\mathrm{CCI}}$ |
| AC3 | NC |
| AC4 | I/O |
| AC5 | I/O |
| AC6 | I/O |
| AC7 | I/O |
| AC8 | I/O |
| AC9 | $\mathrm{V}_{\mathrm{CCI}}$ |
| AC10 | I/O |
| AC11 | I/O |
| AC12 | I/O |
| AC13 | I/O |
| AC14 | I/O |
| AC15 | NC |
| AC16 | I/O |
| AC17 | I/O |
| AC18 | I/O |
| AC19 | I/O |
| AC20 | I/O |
| AC21 | NC |


| Pin Number | A54SX32A Function |
| :---: | :---: |
| AC22 | $\mathrm{V}_{\mathrm{CCI}}$ |
| AC23 | GND |
| B1 | $\mathrm{V}_{\mathrm{CCI}}$ |
| B2 | GND |
| B3 | I/O |
| B4 | I/O |
| B5 | I/O |
| B6 | I/O |
| B7 | I/O |
| B8 | I/O |
| B9 | I/O |
| B10 | I/O |
| B11 | I/O |
| B12 | PRA, I/O |
| B13 | CLKA |
| B14 | I/O |
| B15 | I/O |
| B16 | I/O |
| B17 | I/O |
| B18 | I/O |
| B19 | I/O |
| B20 | I/O |
| B21 | I/O |
| B22 | GND |
| B23 | $\mathrm{V}_{\mathrm{CCI}}$ |
| C1 | NC |
| C2 | TDI, I/O |
| C3 | GND |
| C4 | I/O |
| C5 | I/O |
| C6 | I/O |
| C7 | I/O |
| C8 | I/O |
| C9 | I/O |
| C10 | I/O |
| C11 | I/O |
| C12 | I/O |
| C13 | I/O |
| C14 | I/O |
| C15 | I/O |
| C16 | I/O |
| C17 | I/O |
| C18 | I/O |
| C19 | I/O |
| C20 | I/O |


| Pin Number | A54SX32A Function |
| :---: | :---: |
| C21 | $\mathrm{V}_{\mathrm{CCI}}$ |
| C22 | GND |
| C23 | NC |
| D1 | I/O |
| D2 | I/O |
| D3 | I/O |
| D4 | TCK, I/O |
| D5 | I/O |
| D6 | I/O |
| D7 | I/O |
| D8 | I/O |
| D9 | I/O |
| D10 | I/O |
| D11 | $\mathrm{V}_{\text {CCA }}$ |
| D12 | NC |
| D13 | I/O |
| D14 | I/O |
| D15 | I/O |
| D16 | I/O |
| D17 | 1/O |
| D18 | I/O |
| D19 | I/O |
| D20 | I/O |
| D21 | I/O |
| D22 | I/O |
| D23 | I/O |
| E1 | $\mathrm{V}_{\mathrm{CCI}}$ |
| E2 | I/O |
| E3 | I/O |
| E4 | I/O |
| E20 | I/O |
| E21 | I/O |
| E22 | 1/O |
| E23 | I/O |
| F1 | I/O |
| F2 | TMS |
| F3 | I/O |
| F4 | I/O |
| F20 | I/O |
| F21 | I/O |
| F22 | I/O |
| F23 | I/O |
| G1 | I/O |
| G2 | I/O |
| G3 | I/O |

## 329-Pin PBGA (Continued)

| Pin Number | A54SX32A Function |
| :---: | :---: |
| G4 | I/O |
| G20 | I/O |
| G21 | I/O |
| G22 | I/O |
| G23 | GND |
| H1 | I/O |
| H2 | I/O |
| H3 | I/O |
| H4 | I/O |
| H20 | $\mathrm{V}_{\text {CCA }}$ |
| H21 | I/O |
| H22 | I/O |
| H23 | I/O |
| J1 | NC |
| J2 | I/O |
| J3 | I/O |
| J4 | I/O |
| J20 | I/O |
| J21 | I/O |
| J22 | I/O |
| J23 | I/O |
| K1 | I/O |
| K2 | I/O |
| K3 | I/O |
| K4 | I/O |
| K10 | GND |
| K11 | GND |
| K12 | GND |
| K13 | GND |
| K14 | GND |
| K20 | I/O |
| K21 | I/O |
| K22 | I/O |
| K23 | I/O |
| L1 | I/O |
| L2 | I/O |
| L3 | I/O |
| L4 | NC |
| L10 | GND |
| L11 | GND |
| L12 | GND |
| L13 | GND |
| L14 | GND |


| Pin Number | A54SX32A Function |
| :---: | :---: |
| L20 | NC |
| L21 | I/O |
| L22 | I/O |
| L23 | NC |
| M1 | I/O |
| M2 | I/O |
| M3 | I/O |
| M4 | $\mathrm{V}_{\text {CCA }}$ |
| M10 | GND |
| M11 | GND |
| M12 | GND |
| M13 | GND |
| M14 | GND |
| M20 | $\mathrm{V}_{\text {CCA }}$ |
| M21 | I/O |
| M22 | I/O |
| M23 | $\mathrm{V}_{\mathrm{CCI}}$ |
| N1 | I/O |
| N2 | TRST, I/O |
| N3 | I/O |
| N4 | I/O |
| N10 | GND |
| N11 | GND |
| N12 | GND |
| N13 | GND |
| N14 | GND |
| N20 | NC |
| N21 | I/O |
| N22 | I/O |
| N23 | I/O |
| P1 | I/O |
| P2 | I/O |
| P3 | I/O |
| P4 | I/O |
| P10 | GND |
| P11 | GND |
| P12 | GND |
| P13 | GND |
| P14 | GND |
| P20 | I/O |
| P21 | I/O |
| P22 | I/O |
| P23 | I/O |


| Pin Number | A54SX32A Function |
| :---: | :---: |
| R1 | I/O |
| R2 | I/O |
| R3 | I/O |
| R4 | I/O |
| R20 | I/O |
| R21 | I/O |
| R22 | I/O |
| R23 | I/O |
| T1 | I/O |
| T2 | I/O |
| T3 | I/O |
| T4 | I/O |
| T20 | I/O |
| T21 | I/O |
| T22 | I/O |
| T23 | I/O |
| U1 | I/O |
| U2 | I/O |
| U3 | $\mathrm{V}_{\text {CCA }}$ |
| U4 | I/O |
| U20 | I/O |
| U21 | $\mathrm{V}_{\text {CCA }}$ |
| U22 | I/O |
| U23 | I/O |
| V1 | $\mathrm{V}_{\mathrm{CCI}}$ |
| V2 | I/O |
| V3 | I/O |
| V4 | I/O |
| V20 | I/O |
| V21 | I/O |
| V22 | I/O |
| V23 | I/O |
| W1 | I/O |
| W2 | I/O |
| W3 | I/O |
| W4 | I/O |
| W20 | I/O |
| W21 | I/O |
| W22 | I/O |
| W23 | NC |
| Y1 | NC |
| Y2 | I/O |
| Y3 | I/O |


| Pin Number | A54SX32A Function |
| :---: | :---: |
| Y4 | GND |
| Y5 | I/O |
| Y6 | I/O |
| Y7 | I/O |
| Y8 | I/O |
| Y9 | I/O |
| Y10 | I/O |
| Y11 | I/O |
| Y12 | $\mathrm{V}_{\text {CCA }}$ |
| Y13 | NC |
| Y14 | I/O |
| Y15 | I/O |
| Y16 | I/O |
| Y17 | I/O |
| Y18 | I/O |
| Y19 | I/O |
| Y20 | GND |
| Y21 | I/O |
| Y22 | I/O |
| Y23 | I/O |

## Package Pin Assignments (Continued) 144-Pin FBGA (Top View)

| 0000000 $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ <br>  0000000 ○○○○○○○ ○○○○○○○ <br>  $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ 0000000 ○○○○○○○ |
| :---: |

144-Pin FBGA

| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| :---: | :---: | :---: | :---: |
| A1 | I/O | I/O | I/O |
| A2 | I/O | I/O | I/O |
| A3 | I/O | I/O | I/O |
| A4 | I/O | I/O | I/O |
| A5 | $\mathrm{V}_{\text {CCA }}$ | $V_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| A6 | GND | GND | GND |
| A7 | CLKA | CLKA | CLKA |
| A8 | I/O | I/O | I/O |
| A9 | I/O | I/O | I/O |
| A10 | I/O | I/O | I/O |
| A11 | I/O | I/O | I/O |
| A12 | I/O | I/O | I/O |
| B1 | I/O | I/O | I/O |
| B2 | GND | GND | GND |
| B3 | I/O | I/O | I/O |
| B4 | I/O | I/O | I/O |
| B5 | I/O | I/O | I/O |
| B6 | I/O | I/O | I/O |
| B7 | CLKB | CLKB | CLKB |
| B8 | I/O | I/O | I/O |
| B9 | I/O | 1/O | I/O |
| B10 | I/O | I/O | I/O |
| B11 | GND | GND | GND |
| B12 | I/O | I/O | I/O |
| C1 | I/O | I/O | I/O |
| C2 | I/O | I/O | I/O |
| C3 | TCK, I/O | TCK, I/O | TCK, I/O |
| C4 | I/O | I/O | I/O |
| C5 | I/O | I/O | I/O |
| C6 | PRA, I/O | PRA, I/O | PRA, I/O |
| C7 | I/O | I/O | I/O |
| C8 | I/O | I/O | I/O |
| C9 | I/O | I/O | I/O |
| C10 | I/O | 1/O | 1/O |
| C11 | I/O | I/O | I/O |
| C12 | I/O | I/O | I/O |
| D1 | I/O | I/O | I/O |
| D2 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |


| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| :---: | :---: | :---: | :---: |
| D3 | TDI, I/O | TDI, I/O | TDI, I/O |
| D4 | I/O | I/O | I/O |
| D5 | I/O | I/O | I/O |
| D6 | 1/0 | I/O | I/O |
| D7 | I/O | I/O | I/O |
| D8 | I/O | I/O | I/O |
| D9 | 1/0 | I/O | I/O |
| D10 | I/O | I/O | I/O |
| D11 | I/O | I/O | I/O |
| D12 | I/O | 1/0 | I/O |
| E1 | I/O | I/O | I/O |
| E2 | I/O | I/O | I/O |
| E3 | I/O | I/O | I/O |
| E4 | I/O | I/O | I/O |
| E5 | TMS | TMS | TMS |
| E6 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| E7 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| E8 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| E9 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| E10 | I/O | I/O | I/O |
| E11 | GND | GND | GND |
| E12 | I/O | I/O | I/O |
| F1 | I/O | I/O | I/O |
| F2 | I/O | I/O | I/O |
| F3 | NC | NC | NC |
| F4 | I/O | I/O | I/O |
| F5 | GND | GND | GND |
| F6 | GND | GND | GND |
| F7 | GND | GND | GND |
| F8 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| F9 | I/O | I/O | I/O |
| F10 | GND | GND | GND |
| F11 | I/O | I/O | I/O |
| F12 | I/O | I/O | I/O |
| G1 | I/O | I/O | I/O |
| G2 | GND | GND | GND |
| G3 | I/O | I/O | I/O |
| G4 | I/O | I/O | I/O |

144-Pin FBGA (Continued)

| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| :---: | :---: | :---: | :---: |
| G5 | GND | GND | GND |
| G6 | GND | GND | GND |
| G7 | GND | GND | GND |
| G8 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| G9 | I/O | I/O | I/O |
| G10 | I/O | I/O | I/O |
| G11 | I/O | I/O | I/O |
| G12 | I/O | I/O | I/O |
| H1 | TRST, I/O | TRST, I/O | TRST, I/O |
| H2 | I/O | I/O | I/O |
| H3 | I/O | I/O | I/O |
| H4 | I/O | I/O | I/O |
| H5 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| H6 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| H7 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| H8 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| H9 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| H10 | I/O | I/O | I/O |
| H11 | I/O | I/O | I/O |
| H12 | NC | NC | NC |
| J1 | I/O | I/O | I/O |
| J2 | I/O | I/O | I/O |
| J3 | I/O | I/O | I/O |
| J4 | I/O | I/O | I/O |
| J5 | I/O | I/O | I/O |
| J6 | PRB, I/O | PRB, I/O | PRB, I/O |
| J7 | I/O | I/O | I/O |
| J8 | I/O | I/O | I/O |
| J9 | I/O | I/O | I/O |
| J10 | I/O | I/O | 1/O |
| J11 | I/O | I/O | I/O |
| J12 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| K1 | I/O | I/O | I/O |
| K2 | 1/O | 1/O | 1/O |


| Pin Number | A54SX08A Function | A54SX16A Function | A54SX32A Function |
| :---: | :---: | :---: | :---: |
| K3 | I/O | I/O | I/O |
| K4 | I/O | I/O | I/O |
| K5 | I/O | I/O | I/O |
| K6 | I/O | I/O | I/O |
| K7 | GND | GND | GND |
| K8 | I/O | I/O | I/O |
| K9 | I/O | I/O | I/O |
| K10 | GND | GND | GND |
| K11 | I/O | I/O | I/O |
| K12 | I/O | I/O | I/O |
| L1 | GND | GND | GND |
| L2 | I/O | I/O | I/O |
| L3 | I/O | I/O | I/O |
| L4 | I/O | I/O | I/O |
| L5 | I/O | I/O | I/O |
| L6 | I/O | I/O | I/O |
| L7 | HCLK | HCLK | HCLK |
| L8 | I/O | I/O | I/O |
| L9 | I/O | I/O | I/O |
| L10 | I/O | I/O | I/O |
| L11 | I/O | I/O | I/O |
| L12 | I/O | I/O | I/O |
| M1 | I/O | I/O | I/O |
| M2 | I/O | I/O | I/O |
| M3 | I/O | I/O | I/O |
| M4 | I/O | I/O | I/O |
| M5 | I/O | I/O | I/O |
| M6 | I/O | I/O | I/O |
| M7 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| M8 | I/O | I/O | I/O |
| M9 | I/O | I/O | I/O |
| M10 | I/O | I/O | I/O |
| M11 | TDO, I/O | TDO, I/O | TDO, I/O |
| M12 | I/O | I/O | I/O |

## Package Pin Assignments (Continued)

## 256-Pin FBGA (Top View)

|  |  |
| :---: | :---: |
| A | $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ |
| B | $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ |
| C | $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ |
| D | $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ |
| E | $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ |
| F | $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ |
| G | $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc 000000000$ |
| H | $\bigcirc \bigcirc 00000000000000$ |
| J | 0000000000000000 |
| K | $\bigcirc \bigcirc 00000000000000$ |
| L | $\bigcirc \bigcirc \bigcirc 0000000000000$ |
| M | $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ |
| N | $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ |
| P | $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ |
| R | $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ |
| T | $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ |

## 256-Pin FBGA

| Pin Number | $\begin{aligned} & \text { A54SX16A } \\ & \text { Function } \end{aligned}$ | $\begin{gathered} \text { A54SX32A } \\ \text { Function } \end{gathered}$ | A54SX72A Function |
| :---: | :---: | :---: | :---: |
| A1 | GND | GND | GND |
| A2 | TCK, I/O | TCK, I/O | TCK, I/O |
| A3 | I/O | I/O | I/O |
| A4 | 1/0 | 1/0 | 1/0 |
| A5 | 1/0 | 1/0 | 1/0 |
| A6 | 1/0 | 1/0 | 1/0 |
| A7 | 1/0 | 1/0 | 1/0 |
| A8 | 1/0 | 1/0 | 1/O |
| A9 | CLKB | CLKB | CLKB |
| A10 | I/O | I/O | I/O |
| A11 | 1/0 | I/O | 1/0 |
| A12 | NC | I/O | I/O |
| A13 | I/O | 1/0 | 1/0 |
| A14 | I/O | 1/0 | I/O |
| A15 | GND | GND | GND |
| A16 | GND | GND | GND |
| B1 | I/O | I/O | I/O |
| B2 | GND | GND | GND |
| B3 | I/O | I/O | I/O |
| B4 | 1/0 | I/O | 1/0 |
| B5 | 1/0 | I/O | 1/0 |
| B6 | NC | I/O | 1/0 |
| B7 | I/O | 1/0 | I/O |
| B8 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| B9 | I/O | I/O | I/O |
| B10 | I/O | I/O | I/O |
| B11 | NC | I/O | 1/0 |
| B12 | I/O | I/O | 1/0 |
| B13 | 1/0 | I/O | 1/0 |
| B14 | I/O | I/O | I/O |
| B15 | GND | GND | GND |
| B16 | I/O | I/O | I/O |
| B16 | 1/0 | I/O | 1/0 |
| C1 | I/O | 1/0 | I/O |
| C2 | TDI, I/O | TDI, I/O | TDI, I/O |
| C3 | GND | GND | GND |
| C4 | I/O | I/O | I/O |
| C5 | NC | 1/0 | 1/0 |
| C6 | I/O | 1/0 | 1/0 |
| C7 | 1/0 | 1/0 | I/O |
| C8 | I/O | 1/0 | I/O |
| C9 | CLKA | CLKA | CLKA |
| C10 | I/O | I/O | I/O |
| C11 | I/O | 1/0 | I/O |
| C12 | 1/0 | 1/0 | I/O |


| Pin Number | $\begin{gathered} \text { A54SX16A } \\ \text { Function } \end{gathered}$ | $\begin{aligned} & \text { A54SX32A } \\ & \text { Function } \end{aligned}$ | $\begin{aligned} & \text { A54SX72A } \\ & \text { Function } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| C13 | 1/0 | 1/0 | 1/0 |
| C14 | I/O | I/O | I/O |
| C15 | 1/0 | 1/0 | I/O |
| C16 | I/O | I/O | 1/0 |
| D1 | I/O | I/O | 1/0 |
| D2 | 1/0 | I/O | I/O |
| D3 | I/O | I/O | 1/0 |
| D4 | 1/0 | I/O | 1/0 |
| D5 | I/O | I/O | I/O |
| D6 | I/O | I/O | I/O |
| D7 | I/O | I/O | I/O |
| D8 | PRA, I/O | PRA, I/O | PRA, I/O |
| D9 | I/O | I/O | QCLKD |
| D10 | I/O | I/O | I/O |
| D11 | NC | I/O | 1/0 |
| D12 | I/O | I/O | 1/0 |
| D13 | 1/0 | I/O | 1/0 |
| D14 | I/O | I/O | I/O |
| D15 | 1/0 | I/O | I/O |
| D16 | I/O | I/O | 1/0 |
| E1 | I/O | I/O | I/O |
| E2 | 1/0 | I/O | I/O |
| E3 | I/O | I/O | 1/0 |
| E4 | 1/0 | I/O | 1/0 |
| E5 | 1/0 | I/O | 1/0 |
| E6 | I/O | I/O | I/O |
| E7 | I/O | I/O | QCLKC |
| E8 | I/O | I/O | I/O |
| E9 | I/O | I/O | 1/0 |
| E10 | 1/0 | I/O | 1/0 |
| E11 | 1/0 | I/O | 1/0 |
| E12 | I/O | I/O | 1/0 |
| E13 | NC | I/O | I/O |
| E14 | I/O | I/O | I/O |
| E15 | 1/0 | I/O | 1/0 |
| E16 | I/O | I/O | I/O |
| F1 | 1/0 | I/O | 1/0 |
| F2 | I/O | I/O | 1/0 |
| F3 | I/O | I/O | I/O |
| F4 | TMS | TMS | TMS |
| F5 | I/O | I/O | I/O |
| F6 | I/O | I/O | I/O |
| F7 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| F8 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| F9 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |

## 256-Pin FBGA (Continued)

| Pin Number | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: | :---: |
| F10 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{ClI}}$ |
| F11 | I/O | I/O | I/O |
| F12 | vCCA | VCCA | vCCA |
| F13 | I/O | I/O | I/O |
| F14 | 1/0 | I/O | 1/0 |
| F15 | 1/0 | 1/0 | I/O |
| F16 | 1/0 | 1/0 | I/O |
| G1 | NC | I/O | I/O |
| G2 | I/O | 1/0 | I/O |
| G3 | NC | 1/0 | 1/0 |
| G4 | I/O | I/O | I/O |
| G5 | I/O | I/O | I/O |
| G6 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| G7 | GND | GND | GND |
| G8 | GND | GND | GND |
| G9 | GND | GND | GND |
| G10 | GND | GND | GND |
| G11 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| G12 | I/O | I/O | I/O |
| G13 | GND | GND | GND |
| G14 | NC | I/O | I/O |
| G15 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $V_{\text {CCA }}$ |
| G16 | I/O | I/O | I/O |
| H1 | 1/0 | I/O | I/O |
| H2 | I/O | I/O | I/O |
| H3 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| H4 | TRST, I/O | TRST, I/O | TRST, I/O |
| H5 | I/O | I/O | I/O |
| H6 | $\mathrm{V}_{\mathrm{ClI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| H7 | GND | GND | GND |
| H8 | GND | GND | GND |
| H9 | GND | GND | GND |
| H10 | GND | GND | GND |
| H11 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| H12 | I/O | I/O | I/O |
| H13 | 1/0 | I/O | 1/0 |
| H14 | 1/0 | I/O | 1/0 |
| H15 | 1/0 | I/O | 1/0 |
| H16 | NC | I/O | I/O |
| J1 | NC | I/O | I/O |
| J2 | NC | I/O | 1/0 |
| J3 | NC | I/O | 1/0 |
| J4 | I/O | I/O | 1/0 |
| J5 | I/O | I/O | I/O |
| J6 | $\mathrm{V}_{\mathrm{CCl}}$ | $\mathrm{V}_{\mathrm{CCl}}$ | $\mathrm{V}_{\mathrm{ClI}}$ |


| Pin Number | $\begin{gathered} \text { A54SX16A } \\ \text { Function } \end{gathered}$ | $\begin{aligned} & \text { A54SX32A } \\ & \text { Function } \end{aligned}$ | $\begin{gathered} \text { A54SX72A } \\ \text { Function } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| J7 | GND | GND | GND |
| J8 | GND | GND | GND |
| J9 | GND | GND | GND |
| J10 | GND | GND | GND |
| J11 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| J12 | I/O | I/O | 1/0 |
| J13 | I/O | I/O | I/O |
| J14 | 1/0 | 1/0 | 1/0 |
| J15 | I/O | 1/0 | I/O |
| J16 | I/O | I/O | I/O |
| K1 | I/O | I/O | I/O |
| K2 | I/O | I/O | 1/0 |
| K3 | NC | I/O | I/O |
| K4 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $V_{\text {CCA }}$ |
| K5 | I/O | I/O | I/O |
| K6 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{v}_{\mathrm{CCI}}$ |
| K7 | GND | GND | GND |
| K8 | GND | GND | GND |
| K9 | GND | GND | GND |
| K10 | GND | GND | GND |
| K11 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| K12 | I/O | I/O | I/O |
| K13 | I/O | I/O | 1/0 |
| K14 | 1/0 | I/O | I/O |
| K15 | NC | I/O | I/O |
| K16 | I/O | I/O | I/O |
| L1 | I/O | I/O | I/O |
| L2 | I/O | I/O | I/O |
| L3 | I/O | I/O | I/O |
| L4 | I/O | I/O | I/O |
| L5 | I/O | I/O | I/O |
| L6 | I/O | I/O | I/O |
| L7 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| L8 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| L9 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| L10 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| L11 | I/O | I/O | I/O |
| L12 | I/O | I/O | I/O |
| L15 | I/O | I/O | I/O |
| L16 | NC | 1/O | I/O |
| M1 | 1/O | I/O | I/O |
| M2 | I/O | I/O | I/O |
| M3 | I/O | I/O | I/O |
| M4 | 1/0 | I/O | 1/0 |
| M5 | I/O | I/O | I/O |

256-Pin FBGA (Continued)

| Pin Number | A54SX16A Function | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: | :---: |
| M6 | I/O | I/O | I/O |
| M7 | I/O | I/O | QCLKA |
| M8 | PRB, I/O | PRB, I/O | PRB, I/O |
| M9 | I/O | I/O | I/O |
| M10 | I/O | 1/0 | I/O |
| M11 | I/O | 1/0 | I/O |
| M12 | NC | 1/0 | I/O |
| M13 | I/O | I/O | I/O |
| M14 | NC | I/O | I/O |
| M15 | I/O | I/O | I/O |
| M16 | I/O | I/O | I/O |
| N1 | I/O | I/O | I/O |
| N2 | I/O | 1/0 | I/O |
| N3 | I/O | I/O | 1/0 |
| N4 | I/O | 1/0 | I/O |
| N5 | I/O | I/O | I/O |
| N6 | I/O | 1/O | I/O |
| N7 | I/O | I/O | I/O |
| N8 | I/O | 1/0 | I/O |
| N9 | I/O | I/O | I/O |
| N10 | I/O | I/O | 1/O |
| N11 | I/O | I/O | I/O |
| N12 | I/O | I/O | I/O |
| N13 | I/O | I/O | I/O |
| N14 | I/O | 1/0 | 1/O |
| N15 | I/O | I/O | I/O |
| N16 | I/O | I/O | 1/0 |
| P1 | I/O | I/O | I/O |
| P2 | GND | GND | GND |
| P3 | I/O | I/O | I/O |
| P4 | I/O | I/O | I/O |
| P5 | NC | I/O | 1/0 |
| P6 | I/O | I/O | I/O |
| P7 | I/O | 1/0 | I/O |
| P8 | I/O | 1/0 | I/O |
| P9 | 1/0 | I/O | I/O |
| P10 | NC | I/O | I/O |
| P11 | I/O | I/O | I/O |


| Pin Number | $\begin{aligned} & \text { A54SX16A } \\ & \text { Function } \end{aligned}$ | $\begin{aligned} & \text { A54SX32A } \\ & \text { Function } \end{aligned}$ | A54SX72A Function |
| :---: | :---: | :---: | :---: |
| P12 | I/O | I/O | I/O |
| P13 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| P14 | I/O | I/O | I/O |
| P15 | 1/0 | I/O | I/O |
| P16 | I/O | I/O | 1/0 |
| R1 | I/O | I/O | I/O |
| R2 | GND | GND | GND |
| R3 | I/O | I/O | I/O |
| R4 | NC | I/O | 1/0 |
| R5 | I/O | I/O | I/O |
| R6 | 1/0 | I/O | 1/0 |
| R7 | I/O | I/O | I/O |
| R8 | I/O | I/O | I/O |
| R9 | HCLK | HCLK | HCLK |
| R10 | I/O | I/O | QCLKB |
| R11 | I/O | 1/O | I/O |
| R12 | I/O | I/O | 1/0 |
| R13 | I/O | I/O | 1/0 |
| R14 | 1/0 | I/O | I/O |
| R15 | GND | GND | GND |
| R16 | GND | GND | GND |
| T1 | GND | GND | GND |
| T2 | I/O | I/O | I/O |
| T3 | I/O | 1/O | 1/0 |
| T4 | NC | I/O | I/O |
| T5 | I/O | I/O | 1/0 |
| T6 | 1/0 | I/O | I/O |
| T7 | 1/0 | I/O | I/O |
| T8 | 1/O | I/O | I/O |
| T9 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| T10 | I/O | I/O | I/O |
| T11 | 1/0 | I/O | I/O |
| T12 | NC | I/O | I/O |
| T13 | I/O | I/O | I/O |
| T14 | 1/0 | I/O | I/O |
| T15 | TDO, I/O | TDO, I/O | TDO, I/O |
| T16 | GND | GND | GND |

Package Pin Assignments (Continued)
484-Pin FBGA (Top View)

122345647891011121314151617181920212223242526

| A | 00000000000000000000000000 |
| :---: | :---: |
| в | 00000000000000000000000000 |
|  | 00000000000000000000000000 |
| D | ०००००००००००००००००००००००००० |
|  | ०००००००००००००००००००००००००० |
| F | 0000000000 |
|  | 0000000000 |
| н | 0000000000 |
|  | 0000000000 |
| k | 00000 00000000 00000 |
|  | 00000000000000 |
| м | 0000000000000 |
|  | 0000000000000000 |
| P | 0000000000000 |
| R |  |
| T |  |
|  | 00000000000 |
|  | 0000000000 |
| w | ○○○○○ ○○○○○ |
|  | 0000000000 |
| AA | 00000 00000 |
| AB | -0000000000000000000000000 |
| AC | 00000000000000000000000000 |
| AD | -0०००००००००००००००००००००००० |
| AE | 00000000000000000000000000 |
| AF | -0000000000000000000000000 |

## 484-Pin FBGA

| Pin Number | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: |
| A1 | NC | NC |
| A2 | NC | NC |
| A3 | NC | 1/O |
| A4 | NC | 1/O |
| A5 | NC | I/O |
| A6 | I/O | I/O |
| A7 | I/O | 1/O |
| A8 | 1/O | I/O |
| A9 | I/O | I/O |
| A10 | 1/O | I/O |
| A11 | NC | I/O |
| A12 | NC | I/O |
| A13 | I/O | I/O |
| A14 | NC | NC |
| A15 | NC | I/O |
| A16 | NC | I/O |
| A17 | I/O | I/O |
| A18 | I/O | 1/O |
| A19 | I/O | I/O |
| A20 | 1/O | I/O |
| A21 | NC | I/O |
| A22 | NC | 1/O |
| A23 | NC | 1/O |
| A24 | NC | I/O |
| A25 | NC | NC |
| A26 | NC | NC |
| AA1 | NC | I/O |
| AA2 | NC | I/O |
| AA3 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| AA4 | I/O | I/O |
| AA5 | I/O | I/O |
| AA22 | I/O | I/O |
| AA23 | I/O | I/O |
| AA24 | I/O | I/O |
| AA25 | NC | I/O |
| AA26 | NC | I/O |
| AB1 | NC | NC |
| AB2 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| AB3 | I/O | I/O |
| AB4 | I/O | I/O |
| AB5 | NC | 1/O |
| AB6 | NC | I/O |
| AB7 | I/O | 1/0 |
| AB8 | I/O | 1/O |
| AB9 | I/O | I/O |
| AB10 | I/O | I/O |


| Pin Number | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: |
| AB11 | I/O | I/O |
| AB12 | PRB, I/O | PRB, I/O |
| AB13 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| AB14 | I/O | I/O |
| AB15 | I/O | I/O |
| AB16 | I/O | I/O |
| AB17 | I/O | I/O |
| AB18 | I/O | I/O |
| AB19 | I/O | I/O |
| AB20 | TDO, I/O | TDO, I/O |
| AB21 | GND | GND |
| AB22 | NC | I/O |
| AB23 | NC | I/O |
| AB24 | I/O | I/O |
| AB25 | NC | I/O |
| AB26 | NC | I/O |
| AC1 | I/O | I/O |
| AC2 | I/O | I/O |
| AC3 | I/O | I/O |
| AC4 | NC | I/O |
| AC5 | NC | $\mathrm{V}_{\mathrm{CCI}}$ |
| AC6 | I/O | I/O |
| AC7 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| AC8 | I/O | I/O |
| AC9 | I/O | I/O |
| AC10 | I/O | I/O |
| AC11 | I/O | I/O |
| AC12 | I/O | QCLKA |
| AC13 | I/O | I/O |
| AC14 | I/O | I/O |
| AC15 | I/O | I/O |
| AC16 | I/O | I/O |
| AC17 | I/O | I/O |
| AC18 | I/O | I/O |
| AC19 | I/O | I/O |
| AC20 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| AC21 | I/O | I/O |
| AC22 | I/O | 1/O |
| AC23 | NC | 1/O |
| AC24 | NC | 1/O |
| AC25 | NC | I/O |
| AC26 | NC | 1/O |
| AD1 | I/O | 1/O |
| AD2 | I/O | I/O |
| AD3 | GND | GND |
| AD4 | I/O | I/O |


| Pin Number | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: |
| AD5 | I/O | I/O |
| AD6 | I/O | I/O |
| AD7 | I/O | I/O |
| AD8 | I/O | I/O |
| AD9 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| AD10 | I/O | I/O |
| AD11 | I/O | I/O |
| AD12 | I/O | I/O |
| AD13 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| AD14 | I/O | I/O |
| AD15 | I/O | I/O |
| AD16 | I/O | I/O |
| AD17 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| AD18 | I/O | I/O |
| AD19 | I/O | I/O |
| AD20 | I/O | I/O |
| AD21 | I/O | I/O |
| AD22 | I/O | I/O |
| AD23 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| AD24 | NC | I/O |
| AD25 | NC | I/O |
| AD26 | NC | I/O |
| AE1 | NC | NC |
| AE2 | I/O | I/O |
| AE3 | NC | I/O |
| AE4 | NC | I/O |
| AE5 | NC | I/O |
| AE6 | NC | I/O |
| AE7 | I/O | I/O |
| AE8 | I/O | I/O |
| AE9 | I/O | I/O |
| AE10 | I/O | I/O |
| AE11 | NC | I/O |
| AE12 | NC | I/O |
| AE13 | I/O | I/O |
| AE14 | I/O | I/O |
| AE15 | NC | I/O |
| AE16 | NC | I/O |
| AE17 | I/O | I/O |
| AE18 | I/O | I/O |
| AE19 | I/O | I/O |
| AE20 | I/O | I/O |
| AE21 | NC | I/O |
| AE22 | NC | I/O |
| AE23 | NC | I/O |
| AE24 | NC | I/O |

484-Pin FBGA (Continued)

| Pin Number | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: |
| AE25 | NC | NC |
| AE26 | NC | NC |
| AF1 | NC | NC |
| AF2 | NC | NC |
| AF3 | NC | I/O |
| AF4 | NC | 1/O |
| AF5 | NC | I/O |
| AF6 | NC | I/O |
| AF7 | I/O | 1/O |
| AF8 | 1/0 | 1/O |
| AF9 | 1/O | I/O |
| AF10 | I/O | 1/O |
| AF11 | NC | I/O |
| AF12 | NC | NC |
| AF13 | HCLK | HCLK |
| AF14 | I/O | QCLKB |
| AF15 | NC | I/O |
| AF16 | NC | 1/O |
| AF17 | I/O | 1/O |
| AF18 | 1/O | 1/O |
| AF19 | I/O | I/O |
| AF20 | NC | I/O |
| AF21 | NC | I/O |
| AF22 | NC | I/O |
| AF23 | NC | I/O |
| AF24 | NC | I/O |
| AF25 | NC | NC |
| AF26 | NC | NC |
| B1 | NC | NC |
| B2 | NC | NC |
| B3 | NC | I/O |
| B4 | NC | I/O |
| B5 | NC | I/O |
| B6 | I/O | I/O |
| B7 | I/O | I/O |
| B8 | I/O | I/O |
| B9 | I/O | I/O |
| B10 | I/O | I/O |
| B11 | NC | I/O |
| B12 | NC | I/O |
| B13 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| B14 | CLKA | CLKA |
| B15 | NC | I/O |
| B16 | NC | I/O |
| B17 | I/O | 1/O |
| B18 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |


| Pin Number | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: |
| B19 | I/O | I/O |
| B20 | I/O | I/O |
| B21 | NC | I/O |
| B22 | NC | I/O |
| B23 | NC | I/O |
| B24 | NC | I/O |
| B25 | I/O | I/O |
| B26 | NC | NC |
| C1 | NC | I/O |
| C2 | NC | I/O |
| C3 | NC | I/O |
| C4 | NC | I/O |
| C5 | I/O | I/O |
| C6 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| C7 | I/O | I/O |
| C8 | I/O | I/O |
| C9 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| C10 | I/O | I/O |
| C11 | I/O | I/O |
| C12 | 1/O | I/O |
| C13 | PRA, I/O | PRA, I/O |
| C14 | I/O | I/O |
| C15 | I/O | QCLKD |
| C16 | I/O | I/O |
| C17 | I/O | I/O |
| C18 | I/O | I/O |
| C19 | I/O | I/O |
| C20 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| C21 | I/O | I/O |
| C22 | I/O | I/O |
| C23 | I/O | I/O |
| C24 | I/O | I/O |
| C25 | NC | I/O |
| C26 | NC | I/O |
| D1 | NC | I/O |
| D2 | TMS | TMS |
| D3 | I/O | I/O |
| D4 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| D5 | NC | I/O |
| D6 | NC | TCK, I/O |
| D7 | I/O | I/O |
| D8 | I/O | I/O |
| D9 | I/O | I/O |
| D10 | I/O | I/O |
| D11 | I/O | I/O |
| D12 | I/O | QCLKC |


| Pin Number | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: |
| D13 | I/O | I/O |
| D14 | I/O | I/O |
| D15 | I/O | I/O |
| D16 | I/O | I/O |
| D17 | I/O | I/O |
| D18 | I/O | I/O |
| D19 | I/O | I/O |
| D20 | I/O | I/O |
| D21 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| D22 | GND | GND |
| D23 | I/O | I/O |
| D24 | I/O | I/O |
| D25 | NC | I/O |
| D26 | NC | I/O |
| E1 | NC | I/O |
| E2 | NC | I/O |
| E3 | I/O | I/O |
| E4 | I/O | I/O |
| E5 | GND | GND |
| E6 | TDI, IO | TDI, IO |
| E7 | I/O | I/O |
| E8 | I/O | I/O |
| E9 | I/O | I/O |
| E10 | I/O | I/O |
| E11 | I/O | I/O |
| E12 | I/O | I/O |
| E13 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| E14 | CLKB | CLKB |
| E15 | I/O | I/O |
| E16 | I/O | I/O |
| E17 | I/O | I/O |
| E18 | I/O | I/O |
| E19 | I/O | I/O |
| E20 | I/O | I/O |
| E21 | I/O | I/O |
| E22 | I/O | I/O |
| E23 | I/O | I/O |
| E24 | I/O | I/O |
| E25 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| E26 | GND | GND |
| F1 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| F2 | NC | I/O |
| F3 | NC | I/O |
| F4 | I/O | I/O |
| F5 | I/O | I/O |
| F22 | I/O | I/O |

## 484-Pin FBGA (Continued)

| Pin Number | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: |
| F23 | I/O | I/O |
| F24 | I/O | I/O |
| F25 | I/O | I/O |
| F26 | NC | 1/O |
| G1 | NC | I/O |
| G2 | NC | I/O |
| G3 | NC | I/O |
| G4 | I/O | I/O |
| G5 | I/O | 1/O |
| G22 | 1/O | I/O |
| G23 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| G24 | I/O | I/O |
| G25 | NC | I/O |
| G26 | NC | I/O |
| H1 | NC | I/O |
| H2 | NC | I/O |
| H3 | I/O | I/O |
| H4 | I/O | I/O |
| H5 | I/O | I/O |
| H22 | I/O | I/O |
| H23 | I/O | I/O |
| H24 | I/O | 1/O |
| H25 | NC | I/O |
| H26 | NC | 1/O |
| J1 | NC | 1/0 |
| J2 | NC | I/O |
| J3 | I/O | 1/O |
| J4 | I/O | I/O |
| J5 | I/O | 1/0 |
| J22 | I/O | I/O |
| J23 | I/O | I/O |
| J24 | I/O | I/O |
| J25 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| J26 | NC | I/O |
| K1 | NC | I/O |
| K2 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| K3 | I/O | I/O |
| K4 | I/O | I/O |
| K5 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| K10 | GND | GND |
| K11 | GND | GND |
| K12 | GND | GND |
| K13 | GND | GND |
| K14 | GND | GND |
| K15 | GND | GND |
| K16 | GND | GND |


| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | $\begin{gathered} \text { A54SX32A } \\ \text { Function } \end{gathered}$ | $\begin{aligned} & \text { A54SX72A } \\ & \text { Function } \end{aligned}$ |
| :---: | :---: | :---: |
| K17 | GND | GND |
| K22 | I/O | I/O |
| K23 | I/O | I/O |
| K24 | NC | NC |
| K25 | NC | I/O |
| K26 | NC | I/O |
| L1 | NC | I/O |
| L2 | NC | I/O |
| L3 | I/O | I/O |
| L4 | I/O | I/O |
| L5 | I/O | I/O |
| L10 | GND | GND |
| L11 | GND | GND |
| L12 | GND | GND |
| L13 | GND | GND |
| L14 | GND | GND |
| L15 | GND | GND |
| L16 | GND | GND |
| L17 | GND | GND |
| L22 | I/O | I/O |
| L23 | I/O | I/O |
| L24 | I/O | I/O |
| L25 | I/O | I/O |
| L26 | I/O | I/O |
| M1 | NC | NC |
| M2 | I/O | I/O |
| M3 | I/O | I/O |
| M4 | I/O | I/O |
| M5 | I/O | I/O |
| M10 | GND | GND |
| M11 | GND | GND |
| M12 | GND | GND |
| M13 | GND | GND |
| M14 | GND | GND |
| M15 | GND | GND |
| M16 | GND | GND |
| M17 | GND | GND |
| M22 | I/O | I/O |
| M23 | I/O | I/O |
| M24 | I/O | I/O |
| M25 | NC | I/O |
| M26 | NC | I/O |
| N1 | I/O | I/O |
| N2 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| N3 | I/O | I/O |
| N4 | I/O | I/O |


| $\begin{gathered} \hline \text { Pin } \\ \text { Number } \end{gathered}$ | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: |
| N5 | I/O | I/O |
| N10 | GND | GND |
| N11 | GND | GND |
| N12 | GND | GND |
| N13 | GND | GND |
| N14 | GND | GND |
| N15 | GND | GND |
| N16 | GND | GND |
| N17 | GND | GND |
| N22 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| N23 | I/O | I/O |
| N24 | I/O | I/O |
| N25 | I/O | I/O |
| N26 | NC | NC |
| P1 | NC | I/O |
| P2 | NC | I/O |
| P3 | I/O | I/O |
| P4 | I/O | I/O |
| P5 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| P10 | GND | GND |
| P11 | GND | GND |
| P12 | GND | GND |
| P13 | GND | GND |
| P14 | GND | GND |
| P15 | GND | GND |
| P16 | GND | GND |
| P17 | GND | GND |
| P22 | I/O | I/O |
| P23 | I/O | I/O |
| P24 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| P25 | I/O | I/O |
| P26 | I/O | I/O |
| R1 | NC | I/O |
| R2 | NC | I/O |
| R3 | I/O | I/O |
| R4 | I/O | I/O |
| R5 | TRST, I/O | TRST, I/O |
| R10 | GND | GND |
| R11 | GND | GND |
| R12 | GND | GND |
| R13 | GND | GND |
| R14 | GND | GND |
| R15 | GND | GND |
| R16 | GND | GND |
| R17 | GND | GND |
| R22 | I/O | I/O |

484-Pin FBGA (Continued)

| Pin <br> Number | A54SX32A <br> Function | A54SX72A <br> Function |
| :---: | :---: | :---: |
| R23 | I/O | I/O |
| R24 | I/O | I/O |
| R25 | NC | I/O |
| R26 | NC | I/O |
| T1 | NC | I/O |
| T2 | NC | I/O |
| T3 | I/O | I/O |
| T4 | I/O | I/O |
| T5 | I/O | I/O |
| T10 | GND | GND |
| T11 | GND | GND |
| T12 | GND | GND |
| T13 | GND | GND |
| T14 | GND | GND |
| T15 | GND | GND |
| T16 | GND | GND |
| T17 | GND | GND |
| T22 | I/O | I/O |
| T23 | I/O | I/O |
| T24 | I/O | I/O |
| T25 | NC | I/O |
| T26 | NC | I/O |
| U1 | I/O | I/O |
| U2 | VCCI | V CCI |


| Pin Number | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: |
| U3 | I/O | I/O |
| U4 | I/O | I/O |
| U5 | I/O | I/O |
| U10 | GND | GND |
| U11 | GND | GND |
| U12 | GND | GND |
| U13 | GND | GND |
| U14 | GND | GND |
| U15 | GND | GND |
| U16 | GND | GND |
| U17 | GND | GND |
| U22 | I/O | I/O |
| U23 | I/O | I/O |
| U24 | I/O | I/O |
| U25 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| U26 | I/O | I/O |
| V1 | NC | I/O |
| V2 | NC | I/O |
| V3 | I/O | I/O |
| V4 | I/O | I/O |
| V5 | I/O | I/O |
| V22 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| V23 | I/O | I/O |
| V24 | I/O | I/O |


| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A54SX32A Function | A54SX72A Function |
| :---: | :---: | :---: |
| V25 | NC | I/O |
| V26 | NC | I/O |
| W1 | I/O | I/O |
| W2 | I/O | I/O |
| W3 | 1/O | I/O |
| W4 | I/O | I/O |
| W5 | I/O | I/O |
| W22 | I/O | I/O |
| W23 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| W24 | I/O | I/O |
| W25 | NC | I/O |
| W26 | NC | I/O |
| Y1 | NC | I/O |
| Y2 | NC | I/O |
| Y3 | I/O | I/O |
| Y4 | I/O | I/O |
| Y5 | NC | I/O |
| Y22 | NC | I/O |
| Y23 | I/O | I/O |
| Y24 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| Y25 | I/O | I/O |
| Y26 | I/O | I/O |

## List of Changes

The following table lists critical changes that were made in the current version of the document.

| Previous version | Changes in current version (Preliminary v1.2) | Page |
| :--- | :--- | :--- |
|  | Because the changes in this data sheet are extensive and technical in nature, this <br> should be viewed as a new document. Please read it as you would a data sheet that <br> is published for the first time. | ALL |
| Preliminary v1.1 | Note that the "Package Characteristics and Mechanical Drawings" section has been <br> eliminated from the data sheet. The mechanical drawings are now contained in a <br> separate document, "Package Characteristics and Mechanical Drawings," available <br> on the Actel web site. |  |

## Data Sheet Categories

In order to provide the latest information to designers, some data sheets are published before data has been fully characterized. These data sheets are marked as "Advanced" or Preliminary" data sheets. The definition of these categories are as follows:

## Advanced

The data sheet contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

## Preliminary

The data sheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

## Unmarked (production)

The data sheet contains information that is considered to be final.

Actel and the Actel logo are registered trademarks of Actel Corporation.
All other trademarks are the property of their owners.

http://www.actel.com

## Actel Europe Ltd.

Daneshill House, Lutyens Close Basingstoke, Hampshire RG24 8AG United Kingdom
Tel: +44 (0)1256 305600
Fax: +44 (0)1256 355420

## Actel Corporation

955 East Arques Avenue
Sunnyvale, California 94086 USA
Tel: (408) 739-1010
Fax: (408) 739-1540

Actel Asia-Pacific
EXOS Ebisu Bldg. 4F
1-24-14 Ebisu Shibuya-ku
Tokyo 150 Japan
Tel: +81 03-3445-7671
Fax: +81 03-3445-7668


[^0]:    Notes:

    1. Delays based on 50 pF loading.
    2. Delays based on 35 pF loading.
    3. Slew rates measured from $10 \%$ to $90 \% V_{C C I}$.
