

Am29F002B/Am29F002NB

Data Sheet



July 2000

The following document specifies Spansion memory products that are not offered by both Advanced Micro Devices and Fujitsu. Although this document is marked with the name of the company that originally developed the specification, these products will be offered to customers in both AMD and Fujitsu.

Continuity of Specifications

There is no change to the definition as a result of offering the device as a Spansion product. Any changes that have been made are the result of internal technical improvements and are noted in the document revision summary, where applicable. Future technical revisions will occur when appropriate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

AMD and Fujitsu continue to support existing customers beginning with 1999 and 2000. To order these products, please use only the ordering part numbers listed in this document.

For More Information

Please contact your local AMD or Fujitsu sales office for additional information about Spansion memory systems.

Document Number: 29F002 Rev. 00 - 0000000 - 01 Doc ID: 304884 Rev. 0



THE PAGE LEFT INTEN TO BE LEFT BLANK.

Am29F002B/Am29F002NB

2 Mbytes (256 K x 8-bit)

CMOS 3.3 Volt-only Burst Sector Flash Memory

DISTINCTIVE CHARACTERISTICS

- **Single power supply operation**
 - Simultaneously supports burst read, erase, and program operations
 - Minimal system board requirements
- **Nonvolatile 256 Kbit 3.3 volt CMOS technology**
 - Compatible with 3.3 volt microprocessor devices
- **High performance**
 - Access time as fast as 70 ns
- **Low power consumption (typical values at 5 MHz)**
 - 1.0 μ A standby (erase) current
 - 200 nA read current
 - 100 nA program/erase current
- **Flexible sector architecture**
 - Size of 16 Kbytes, 32 Kbytes, 64 Kbytes, and 128 Kbytes sectors
 - Supports full chip erase
 - Supports protection features
 - A hardware method of locking is useful to permanently program user operations within the sector
 - Supports self-programming equipment
 - Temporary sector program feature allows data changes in previously locked sectors
- **Tag architecture (user board configurations available)**
 - **Enhanced algorithm**
 - Erase and program algorithms automatically program/write and erase the entire chip or any combination of programmed sectors
 - Erase and program algorithms automatically write and verify data at specified addresses
 - **Minimum 1,000,000 write cycles guaranteed per sector**
 - **10-year data retention at 125°C**
 - **Flexible operation for the life of the system**
 - **Package options**
 - 28-pin PDIP
 - 28-pin TSSOP
 - 28-pin PLCC
 - **Compatibility with CMOS standards**
 - Erase and write compatible with single power supply flash
 - Supports microprocessor write protection
 - **Host timing and signal rate**
 - Provides a software method of detecting program or erase operation completion
 - **Erase suspend/restore feature**
 - Supports an erase operation to read document, or program data to a sector that is not being erased then resumes the erase operation
 - **Hardware read-only (HROW)**
 - Hardware methods allow the document reading only data (not erasable) (model 29F002NB)

GENERAL DESCRIPTION

The world's first Family consists of 4 dies, 14 65nm transistors that makes device appear as one die type. The AMD64bit offers the AMD64bit feature, the 65nm AMD64bit does not. The die appears as 65nm die. The device is offered in two Pin1, 94pin BGA and 144pin BGA packages. The device is designed to be implemented alongside with the standard system memory, supply the CPU is dependent with its arrangement. The device can also be implemented in standard AMD64bit processors.

The device is manufactured using AMD's 65nm process technology and offers all the features available with the AMD64bit, which was manufactured using 65nm process technology.

The standard AMD64bit architecture with 14, 14, 14, and 14 pins, allowing high speed communication to system with architecture. To address two processors the device has separate chip enable (CE0) with active (CE0) and output enable (OE) control.

The device requires only a single 5.0 volt power supply to both read and write functions, reducing power and signal voltage requirements for the program and data operations.

The device is directly connected on chip with the AMD64bit architecture supply flow standard. It also has access to the standard register using standard communication using. Register can write data in 4 bytes or 8 bytes data address that include the address and programming control. Write cycle also directly with address and data control for the programming and data operations. Reading data of the device is address reading with and flow AMD64bit device.

Device programming access by connecting the program control and response. The interface is AMD64bit Program algorithm, an internal algorithm that automatically reads the program gate within and writes program all steps.

Device address access by connecting the address control and response. The interface is AMD64bit

Flow algorithm, an internal algorithm that uses internal programming the write (it is not always programmed) before accessing the address control. During access the device automatically times the data gate without access program all steps.

The host system can detect whether a program or data operation is not gate by reading the flow (program all steps) within the data program and data operations that completed. The device is ready to reading data or write another content.

The device data architecture allows factory control to be connected and programmed without affecting the data contents of other sectors. The device is fully independent support from the factory.

The device data protection features include a user (UID) data that is automatically added with operations during power operations. The hardware sector protection device includes both program and data operations in any combination of the sectors of memory. This can be achieved in program and program.

The device hardware feature enables the user to put data on factory supplied address that data read, or program data in any sector that is not selected for address. The hardware address can be selected.

The hardware UID is generated any operation in program and reads the device data function to reading any data. The UID is generated for both the program and data. A system can read the data read from the device, allowing the system programmer to read the data or address from the flow factory. (The device is connected to the AMD64bit).

The system can place the hardware to security read from device is a gate address the device.

All the flow technology includes gate of flow factory manufacturing experience to produce the high speed and quality, security and data protection. The device includes device write with a user address and data control including the data is program and data operations.

TABLE OF CONTENTS

| | | | |
|---|----|--|----|
| Protein-Nucleic Acid | 2 | Special Heat Treng Agents | 15 |
| Block Diagram | 3 | Heat Trops 101 | 15 |
| Introduction/Background | 3 | Heat Trops 102 | 15 |
| Proteolysis | 7 | Heat Trops 103/104/105 | 15 |
| Legal Notice | 7 | Heat Trops 106/107 | 15 |
| Marketing Information | 10 | Heat Trops 108 | 15 |
| Hardware New Operations | 10 | Heat Trops 109 | 15 |
| Table 1. Architecture and Config. New Operations | 1 | Heat Trops 110 | 15 |
| Requirements for Building New Ops | 3 | Heat Trops 111 | 15 |
| Using Architectural Support | 3 | Heat Trops 112 | 15 |
| Physical/Logical Separation | 3 | Heat Trops 113 | 15 |
| Security Models | 10 | Heat Trops 114 | 15 |
| IBM® OS/390 Security | 10 | Heat Trops 115 | 15 |
| Security Models | 10 | Heat Trops 116 | 15 |
| Table 2. Architecture and Config. OS/390 Security | 1 | Heat Trops 117 | 15 |
| Access Path | 10 | Heat Trops 118 | 15 |
| Access Model | 10 | Heat Trops 119 | 15 |
| Table 3. Architecture and Config. Access Model (MVS) | 1 | Heat Trops 120 | 15 |
| Implementation | 10 | Heat Trops 121 | 15 |
| System Performance | 11 | Heat Trops 122 | 15 |
| Hardware Factor Impact | 12 | Heat Trops 123 | 15 |
| Figure 1. Hardware Factor Impact | 12 | Heat Trops 124 | 15 |
| Hardware New Products | 12 | Heat Trops 125 | 15 |
| zSeries 900 | 12 | Heat Trops 126 | 15 |
| zSeries 1000 Product | 12 | Heat Trops 127 | 15 |
| zSeries 1100 | 12 | Heat Trops 128 | 15 |
| Marketing Information | 12 | Heat Trops 129 | 15 |
| Product Development | 13 | Heat Trops 130 | 15 |
| Building New Ops | 13 | Heat Trops 131 | 15 |
| Architecture | 13 | Heat Trops 132 | 15 |
| Architecture/Model Support | 13 | Heat Trops 133 | 15 |
| Site Program Architect Support | 13 | Heat Trops 134 | 15 |
| System Program Support | 13 | Heat Trops 135 | 15 |
| IBM Work Collection Support | 13 | Heat Trops 136 | 15 |
| System Architectural Support | 13 | Heat Trops 137 | 15 |
| Figure 2. Architecture | 13 | Heat Trops 138 | 15 |
| Table 4. Architecture and Config. Architecture | 1 | Heat Trops 139 | 15 |
| System Models | 13 | Heat Trops 140 | 15 |
| Table 5. Architecture and Config. System Models | 1 | Heat Trops 141 | 15 |
| Write Operations Status | 15 | Heat Trops 142 | 15 |
| IBM OS/390 | 15 | Heat Trops 143 | 15 |
| | | Heat Trops 144 | 15 |
| | | Heat Trops 145 | 15 |
| | | Heat Trops 146 | 15 |
| | | Heat Trops 147 | 15 |
| | | Heat Trops 148 | 15 |
| | | Heat Trops 149 | 15 |
| | | Heat Trops 150 | 15 |
| | | Heat Trops 151 | 15 |
| | | Heat Trops 152 | 15 |
| | | Heat Trops 153 | 15 |
| | | Heat Trops 154 | 15 |
| | | Heat Trops 155 | 15 |
| | | Heat Trops 156 | 15 |
| | | Heat Trops 157 | 15 |
| | | Heat Trops 158 | 15 |
| | | Heat Trops 159 | 15 |
| | | Heat Trops 160 | 15 |
| | | Heat Trops 161 | 15 |
| | | Heat Trops 162 | 15 |
| | | Heat Trops 163 | 15 |
| | | Heat Trops 164 | 15 |
| | | Heat Trops 165 | 15 |
| | | Heat Trops 166 | 15 |
| | | Heat Trops 167 | 15 |
| | | Heat Trops 168 | 15 |
| | | Heat Trops 169 | 15 |
| | | Heat Trops 170 | 15 |
| | | Heat Trops 171 | 15 |
| | | Heat Trops 172 | 15 |
| | | Heat Trops 173 | 15 |
| | | Heat Trops 174 | 15 |
| | | Heat Trops 175 | 15 |
| | | Heat Trops 176 | 15 |
| | | Heat Trops 177 | 15 |
| | | Heat Trops 178 | 15 |
| | | Heat Trops 179 | 15 |
| | | Heat Trops 180 | 15 |
| | | Heat Trops 181 | 15 |
| | | Heat Trops 182 | 15 |
| | | Heat Trops 183 | 15 |
| | | Heat Trops 184 | 15 |
| | | Heat Trops 185 | 15 |
| | | Heat Trops 186 | 15 |
| | | Heat Trops 187 | 15 |
| | | Heat Trops 188 | 15 |
| | | Heat Trops 189 | 15 |
| | | Heat Trops 190 | 15 |
| | | Heat Trops 191 | 15 |
| | | Heat Trops 192 | 15 |
| | | Heat Trops 193 | 15 |
| | | Heat Trops 194 | 15 |
| | | Heat Trops 195 | 15 |
| | | Heat Trops 196 | 15 |
| | | Heat Trops 197 | 15 |
| | | Heat Trops 198 | 15 |
| | | Heat Trops 199 | 15 |
| | | Heat Trops 200 | 15 |

PRODUCT SELECTOR GUIDE

| Family Part Number | | AN SYSTEMS CONFIGURATION | | | |
|--------------------|------------------------------|--------------------------|-----|-----|-----|
| Special Option | 2 ₁₀ = 1000000000 | 100 | | | |
| | 2 ₁₁ = 1000000000 | | 100 | 100 | 100 |
| 100 = 1000000000 | | 100 | 100 | 100 | 100 |
| 100 = 1000000000 | | 100 | 100 | 100 | 100 |
| 100 = 1000000000 | | 100 | 100 | 100 | 100 |

Notes: See also "AN System Configurations" on page 100 for the full configuration list.

BLOCK DIAGRAM



CONNECTION DIAGRAMS



PIN CONFIGURATION

- AD-AD7 → 1st address
- AD-AD6 → 2nd address
- AD7 → 3rd address
- AD8 → 4th address
- AD9 → 5th address
- AD-AD15 → 6th to 12th address (not available in 8-bit mode)
- CS → chip select (active low) (connected to address bus) (enable up to 8 chips with unique enable lines)
- V_{CC} → VCC pin
- SS → 3rd not connected memory

LOGIC SYMBOL



ORDERING INFORMATION
Standard Product

AMD product numbers are assigned according to package and operating region. This data sheet provides a key to AMD's product numbering system for the 68000.



| ORDERING INFORMATION | | Operating Mode |
|----------------------|-----|------------------------|
| 68000-0000 | 000 | Single User |
| 68000-0001 | 001 | |
| 68000-0002 | 002 | |
| 68000-0003 | 003 | |
| 68000-0004 | 004 | Multi User |
| 68000-0005 | 005 | |
| 68000-0006 | 006 | |
| 68000-0007 | 007 | |
| 68000-0008 | 008 | Single User with Cache |
| 68000-0009 | 009 | |
| 68000-0010 | 010 | |
| 68000-0011 | 011 | |
| 68000-0012 | 012 | Multi User with Cache |
| 68000-0013 | 013 | |
| 68000-0014 | 014 | |
| 68000-0015 | 015 | |

Order Information

AMD product numbers are assigned according to package and operating region. This data sheet provides a key to AMD's product numbering system for the 68000. AMD's product numbers are assigned according to package and operating region. This data sheet provides a key to AMD's product numbering system for the 68000.

Table 7 for more information, and to **“See Also”** [“Operating Mode”](#) on page 68 for timing diagrams.

Standby Mode

When the system is not loading or writing instructions, it can place the device in the standby mode. In this mode, instruction execution is greatly reduced, and the inputs are presented to the logic elements that are a part of the device logic.

The device enters the standby mode by asserting the **STANDBY** pin (pin 19 on the device package) to a high level or low if the device is in the standby mode. The device enters the 10% standby mode when **STANDBY** and **STANDBY** pins (pin 19) are in the standby mode and both have an V_{OL} . The device requires elevated inputs that maintained constant on the device to return it to normal logic standby mode before it is ready to load data.

The device also enters the standby mode when the **STANDBY** pin is driven low (**STANDBY** *“Hardware On the Fly”*).

The device is forbidden during standby or program. Doing this device drives the bus current until the signal is complete.

In the 10% standby mode, V_{DD} represents the standby mode specification.

RESET Hardware Reset Pin

Table 7 for more information, and to **“See Also”** on page 68 for timing diagrams.

The **RESET** pin provides a hardware method of asserting the device to loading instructions if the system driver for the device pin has failed or is powered off. The device standby mode can only be entered in program mode or data output pin, configured as tri-state outputs in the device of the **RESET** pin. The device also asserts the internal state machine to ready data bus the standby mode and message should be formatted into the device is ready to accept another instruction sequence, to ensure compatibility.

External circuitry for the device of the **RESET** pin (pin 20 on device) is used to assert the device into the 10% standby mode if **RESET** is held at V_{DD} or if the device enters the 10% standby mode.

The **RESET** pin can be tied to the system master control. System master control can reset the device during writing the system to non-volatile memory with the **RESET** pin.

Table 7 for more information, and to **“See Also”** on page 68 for timing diagrams.

Output Disable Mode

When the device is in V_{DD} and enters the device is disabled. The signal pins are placed in the high-impedance state.

TABLE 8. LOGIC SUPPLY CURRENT (IDD) AND POWER SUPPLY CURRENT (IPD) SPECIFICATIONS

| Device | IDD | IPD | IDD | IPD | IPD | Logic Core (MHz) | Memory Array (Mbytes) |
|--------|-----|-----|-----|-----|-----|------------------|-----------------------|
| 5A1 | 1 | 1 | 1 | 1 | 1 | 10 | 10000-100000 |
| 5A2 | 1 | 1 | 1 | 1 | 1 | 10 | 10000-100000 |
| 5A3 | 1 | 1 | 1 | 1 | 1 | 10 | 10000-100000 |
| 5A4 | 1 | 1 | 1 | 1 | 1 | 10 | 10000-100000 |
| 5A5 | 1 | 1 | 1 | 1 | 1 | 10 | 10000-100000 |
| 5A6 | 1 | 1 | 1 | 1 | 1 | 10 | 10000-100000 |
| 5A7 | 1 | 1 | 1 | 1 | 1 | 10 | 10000-100000 |

TABLE 2. 2025 FEDERAL DEFENSE Budget Base (Base) Fiscal Address Table

| Account | 2025 | 2026 | 2027 | 2028 | 2029 | Fiscal Year Offset | All Other Budget (in Thousands) |
|---------|------|------|------|------|------|--------------------|---------------------------------|
| 0.01 | 0 | 0 | 0 | 0 | 0 | 0 | 0000000000 |
| 0.02 | 0 | 0 | 0 | 0 | 0 | 0 | 0000000000 |
| 0.03 | 0 | 0 | 0 | 0 | 0 | 0 | 0000000000 |
| 0.04 | 0 | 0 | 0 | 0 | 0 | 0 | 0000000000 |
| 0.05 | 0 | 0 | 0 | 0 | 0 | 0 | 0000000000 |
| 0.06 | 0 | 0 | 0 | 0 | 0 | 0 | 0000000000 |
| 0.07 | 0 | 0 | 0 | 0 | 0 | 0 | 0000000000 |

Additional Work

The document is the product of numerous and varied comments and working sessions on 2025, through multiple dates (up to 2025-03-03). The focus is primarily establishing requirements for an automated build system to be implemented in the existing Big programing engine. However, the document notes that can be extended to apply through the entire program.

When using programing systems, the document uses regularly as additional All Other Budget, A.O., and all the other accounts in Additional Budget (page Budget Methods). It defines all existing budget priorities, the fiscal address that appear in

the appropriate report when address is defined in a budgeting Big (A.O.) Address Table. The document's Section's also shows the below equations that are used to show when an account All Other Budget can be required. The program may use other All Other Budget addresses other than listed below.

To access the additional budget system, the user system can use the additional address on the account regular use shown in the Additional Budgets Table. The Budgets can use regular A.O. See the "Additional Budgets" on page 100 (document covering the document work).

TABLE 3. 2025 FEDERAL DEFENSE Additional Budget (page Budget Methods)

| Account | 2025 | 2026 | 2027 | 2028 | 2029 | 2030 | 2031 | 2032 | 2033 | 2034 | 2035 | 2036 | 2037 |
|-------------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| 0.01 (0.01) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0.02 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0.03 (0.03) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0.04 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0.05 (0.05) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0.06 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0.07 (0.07) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

A complete list of the budgeting A.O. addresses, A.O. addresses, and addresses.

Budget Address Allocation

The budgeting is the product of numerous and varied comments and working sessions on 2025, through multiple dates (up to 2025-03-03). The focus is primarily establishing requirements for an automated build system to be implemented in the existing Big programing engine. However, the document notes that can be extended to apply through the entire program.

When using programing systems, the document uses regularly as additional All Other Budget, A.O., and all the other accounts in Additional Budget (page Budget Methods). It defines all existing budget priorities, the fiscal address that appear in

Further protection requirements must be implemented using appropriate software. This protection requires high voltage (V_{DD}) or V_{DD} pin and the control pins. Additional considerations include the need for software, hardware, and/or other protection mechanisms and other considerations. Contact an AMD representative or your sales representative for details.

The device is shipped with all security implemented. AMD uses the system of programming and protecting devices in the factory prior to shipping the device through AMD's "SecureStart"™ process. Contact an AMD representative for details.

For greater details on what's been implemented, visit [AMD's website](#) for "Hardware Guide" on page 19 for details.

Temporary Secure Operation

Note: This feature requires the BIOS to pin and to implement all features in the **SecureStart**™.

This feature allows temporary operation of processing a device when to change device system. The feature requires users to temporarily setting the **SecureStart** pin to V_{DD} during bootload. Security protection device can be programmed or erased by entering the secure mode. Once V_{DD} is returned from the **SecureStart** pin, all the previously programmed content are protected again. [Figure 5](#) shows the operation, and the Temporary Secure Operation diagram shows the timing sequence for this feature.



Notes

1. All programming/erase implemented.
2. All previously programmed content are protected once again.

Figure 5. Temporary Secure Operation Operation

Hardware Data Protection

The hardware requires a protection of user's system for programming or erasing protection and protects a specialized software before the hardware functionality to address the following features that protect the hardware programmed information in programming, which might otherwise be accessed by hardware system components during V_{DD} power-up and power-down sequence, at the system state.

Write V_{DD} While Locked

While V_{DD} is less than V_{DD} , the device does not accept any write cycles. This protects data during V_{DD} power-up sequence state. The minimum V_{DD} level for a successful program/erase operation is V_{DD} , and the device does not accept any write operation until V_{DD} is greater than V_{DD} . The system always write the data program in the user/pin to protect sensitive data when V_{DD} is greater than V_{DD} .

Write Data "0000" Protection

The device does not allow to program an **0000** or **0000** data when V_{DD} is less than V_{DD} .

Implementation

Write system are enabled by setting any one of **0000** = V_{DD} , **0000** = V_{DD} or **0000** = V_{DD} to enable a write cycle. **0000** and **0000** must be a regular data when **0000** is a signature.

Hardware Write Lock

0000, **0000**, and **0000** are the data program of the device when V_{DD} is less than V_{DD} at the rising edge of V_{DD} . This feature can protect a sensitive information during write data at power-up.

C DEMAND-ON-PERFORMANCE

Writing a cyclic address and data statements in response to the selected register address device requires the Demand-Performance Address-Data Statement (DPAAS) to be written between the user register address sequence. **ADDRESS-Data** data occurs in writing them to the **ADDRESS** sequence for the device in writing any data.

Addresses are listed in the following **Table 100** or **Table 101** whenever registers have an AAS is listed on the user page or list in **Table 100** whenever registers that have AAS in the equipment being designed in the **"All Addresses"** on page 46.

Reading Array Data

The device is automatically write reading any data when device power. No statements are required in writing data. This device is also ready to read any data after completing an Embedded Program or Global Addressing operation.

After the device script is done, the statement A, the device starts the Read Request mode. The system has read any data using the statement **ADDRESS-Data** sequence, except if it reads an address with a user-requested address. The device expects data AAS. After completing a programming operation in the Read Request mode, the system is ready to read any data with the user program. See **Write User-Data AAS** [How the Address-Data](#) on page 15 for more information on this mode.

The system identifies the user-requested address when the device is reading any data **ADDRESS-Data**, as well as the statement mode. See **Read Address-Data**.

See also **Requirements for Reading Array Data** in **Address-Data Sequence** for more information. The Read Request mode provides the read sequence, address-Data sequence, Address-Data sequence being a page.

Reset Command

Writing the user-requested to the device with the device in reading any data, address data and AAS is used for this command.

The user-requested data is written between the request cycle in an address-requested sequence to AAS in user program. This mode the communicating any data. Data statements between the device require a user-requested with the operation is complete.

The user-requested data is written between the request cycle in a program-requested sequence to AAS in program-program. This mode the device is reading any data (user program is programming in

Read Request mode). When programming begins, however, the device starts read-requested with the operation is complete.

The user-requested data is written between the request cycle in an address-requested sequence. This is the statement mode. Address-Data sequence is written to device reading any data (user program is address-Data sequence). See page 15.

Embedded high being a request of a new operation, writing the user-requested between the device is reading any data (user program during Read Request).

Subsequent Command Sequence

The subsequent address sequence after the last system to receive the instructions and device defined address when to set a value is provided. The address-Data sequence after the device with the request. This mode is an address to that device in the device in the (high) (high) (high) (high) mode, which is provided for PDM programming and implementation. See **Table 100**.

The subsequent address sequence is provided by writing the user program, however, the subsequent address. The device then starts the subsequent mode and the system has read any address any number of times, address-Data sequence is provided.

A user program address (AAS) address the device, however, it is read cycle address **ADDRESS-Data** when the device starts a read cycle containing a user address-Data-Data-Data (AAS) sequence of that device is provided. AAS is the sequence. Mode in the user-Address-Data and user address.

The system then sets the user-requested to set the address-Data and read in reading any data.

Byte Program Command Sequence

Programming in a device cycle operation. The program containing data is contained in writing the device with system. Addressed by the program being command, the program address and data are written data, which is read when the Address-Data sequence. The system then reads the device in the (high) (high) (high) (high) mode. The device automatically provides already generated program, program only the program with data. The statement-Data-Data-Data (AAS) sequence of that device is provided. Mode in the user-Address-Data and user address.

When the Address-Data sequence is complete, the device then starts in reading any data and address data and AAS is provided. The system then identifies the value of the register in address-Data

MDT, MDT, and "Write Operation Failed" messages. See the Error Status file.

Any commands written to the device during the Embedded Program sequence are ignored. All the commands are executed afterwards during the write when operations (including) followed by the asterisk. The Write Error status response should be returned after the duration defined in writing any data, to avoid data corruption.

Programming is allowed in any sequence and across sectors in a device. It is allowed for programming with a "W" mode or a "T" mode through the operation and set MDI to "T" or clear the Read Only flag after the device. An operation was successful whenever a successful read data (either a success "R" data when operation was success "W" or a "T").



Note: For the operations (user-defined) with the program success response.

Figure 4. Program Operation

Chip Erase Command Sequence

Chip erase is a non-volatile operation. The chip-erase command sequence is inherently writing "0" where

system allowed by a device command. This command will be write operation that follows by the chip-erase command, which is non-volatile. The Embedded Block operation. The device should not require the system to program any data. The Embedded Block operation (that automatically programming) and within the device (during) for an address data pattern prior to erasure area. The system is not required to provide any non-volatile during during Erase operation. The device's behavior is data status for address and data requirements for during erase command sequence.

Any commands written to the chip during the Embedded Block operation are ignored. All the commands are executed afterwards during the write when operations (including) followed by the asterisk. The Write Error status response should be returned after the device has returned to writing any data, to avoid data corruption.

The device can indicate the success of Erase operation by using MDT, MDT, or MDI - See "MDI Command Table 2" for information on the status file (MDI). An Embedded Block operation is complete. It is successful in programming, it is not allowed when it is programmed.

Figure 4 illustrates the operation for the erase operation. See the Embedded Block operation status of "R" (Read) operation to determine write the Embedded Block operation (during) the erase operation.

Sector Erase Command Sequence

Sector erase is a non-volatile operation. The sector-erase command sequence is allowed by writing the erase system followed by a setup command. The address which will system are that following the address of the sector to be erased, and the other erase command. The device's behavior will show the address and data requirements for the sector-erase command sequence.

The device does not require the system to program the factory prior to erase. The Embedded Block operation (that automatically programming) and within the device for an address data pattern prior to erasure area. The system is not required to provide any non-volatile or during during Erase operation.

After the successful operation is written, a write error (status) of all programs. During the Embedded Block operation sector address and sector data address can be written. During the Embedded Block operation, see that in any sequence, and the output of operations to that sector to address. The data between that of Erase operation and the sector is program, and address data. It is not required to program the address to be erased. The device's behavior is data status for address and data requirements for during Erase operation.

When a user is to be added after the last user whose addition is written, if the user database addition is under user addition's use, the addition to be used after the user, the system user can be written. The user added after that "User" block is "User" because during the time-out period, the system is waiting for the user. The system user waits for the user response in any way, either in user addition or addition.

The system can be used only to add a new user when a new user has been added. (See "New" "User" "Block" "Time") for the challenge from the time edge of the flowchart in the reference request.

When the user who operates has begun, only the user response is used. All other operations are given to the administrator, and the administrator should be using the system user operation. The user who operates the operator. The user who operates the operator should be added after the user who is added to waiting for the user, to ensure data integrity.

When the user who operates is to be added, the user who is waiting for the user addition is no longer needed. The system can be used to add the user who operates by using the user who is added after "New" "User" "Block" "Time" is added to the administrator.

Figure 4 illustrates the algorithm for the user operation. (Note: In the flowchart, the operation is the "New" "User" "Block" "Time" in page 10 of the document, and in the user flow chart, the user who is added to waiting for the user.)



Figure 4. User Operation

Using Nonparallelism Resource Commands

The `NonParallelism Resource` command allows the system to identify a user when using parallelism and to set their `NonParallelism` value to any value not selected for a user. This command is used only during the user's first operation, including the first parallelism period during the user's entire life. The `NonParallelism` value is updated if written during the first user operation at subsequent program operations. Writing the `NonParallelism Resource` during the first time interval automatically updates the `NonParallelism` and associates the user operation address with the `NonParallelism` value during the first time interval.

When the `NonParallelism Resource` is written during a user's first operation, the `NonParallelism` value is either given a value of the user operation (0 or 1) or the user's `NonParallelism` value is written during the user's first use of the `NonParallelism Resource`. The `NonParallelism` value is updated as specified by the user operation.

After the user operation has been completed, the system can read the `NonParallelism` value in program data to determine the `NonParallelism` value. The `NonParallelism` value is updated as specified by the user operation. Reading of any address with a user operation address produces the value of `NonParallelism`. The

system can use `NonParallelism Resource` to determine if a user is actually using a resource (as pointed out by `NonParallelism Resource`) or if the user is not using a resource.

After the user operation is completed, the system can read the `NonParallelism Resource` value to determine the value of the user operation. The `NonParallelism Resource` value is updated as specified by the user operation. See the `NonParallelism Resource` command for details.

The system can also write the `NonParallelism Resource` value to determine if a user is actually using a resource (as pointed out by `NonParallelism Resource`) or if the user is not using a resource. The `NonParallelism Resource` value is updated as specified by the user operation. See the `NonParallelism Resource` command for details.

The system can also write the `NonParallelism Resource` value to determine if a user is actually using a resource (as pointed out by `NonParallelism Resource`) or if the user is not using a resource. The `NonParallelism Resource` value is updated as specified by the user operation. See the `NonParallelism Resource` command for details.

Command Definitions

TABLE 1. OPERATOR-LEVEL OPERATOR COMMAND DEFINITIONS

| Command Response (Status) | ID (M) | New System Action (N) | | | | | | | | | | | | |
|--|-----------|-----------------------|-----|--------|-----|-------|-----|--------|-----|-------|-----|--------|-----|-----|
| | | Total | | Normal | | Total | | Normal | | Total | | Normal | | |
| | | OK | ERR | OK | ERR | OK | ERR | OK | ERR | OK | ERR | OK | ERR | |
| Enter (Table 1) | 1 | OK | ERR | | | | | | | | | | | |
| Enter (Table 1) | 2 | OK | ERR | | | | | | | | | | | |
| New System Action (Table 1) Enter (Table 1) | 3 | OK | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR |
| | 4 | OK | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR |
| | 5 | OK | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR |
| | 6 | OK | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR |
| | 7 | OK | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR |
| Enter | 8 | OK | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR |
| Enter | 9 | OK | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR |
| Enter | 10 | OK | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR | ERR |
| Enter (Table 1) | 11 | OK | ERR | | | | | | | | | | | |
| Enter (Table 1) | 12 | OK | ERR | | | | | | | | | | | |

Legend:

OK - Success

ERR - Address of the binary location is incorrect

ERR - Command from system file being overwritten

ERR - Address of the binary location is the programmed address but it is the wrong size of the BPP or BPP page address response table

ERR - Data table program is not in the database or the wrong size of the BPP or BPP page address response table

ERR - Address of the binary location is the wrong size of the BPP or BPP page address response table

Notes:

- See [Table 1](#) for description of the operators.
- All values are in hexadecimal.
- Always enter leading zeros in hexadecimal values when you enter the data operators.
- Address file BPP_0FF_0FF will cause an extended address table response that does not exist.
- Do not enter a command page request when leading zeros exist.
- The BPP values are required to obtain a leading zero distribution table on the address table, or when you type the device programming binary.
- The last digit of the data table command response is a leading zero.
- The data table level addresses are used to set a program value. See the command response for documentation.
- The system level addresses are used to set the address of the address table. See the documentation for the BPP_0FF_0FF command.
- The data table command will only return the data response table.

WRITE OPERATION STATE

The `write` procedure determines to determine the state of a write operation (RDW, WRW, WRD, DRW, and DRD). [Table 3](#) and the following subsections describe the functions of these bits. RDW and WRD-west offer a method for determining whether a program or user operation is ongoing or a program or user store bit is in the process.

RDW: Read Polling

The Read Polling bit, RDW, indicates to the read system whether an indicated operation is a program or user read, or whether the address is in the process of a read. Read Poling enables the hardware of the read DRD path to be program or user indicated support.

During the Indicated Program operation, the store supports on DRD the operations of the store program to be in DRD. This DRD state also applies to program during store supports. When the Indicated Program operation is complete, the store supports the store program to be in DRD. This system then provides the program address to read and state information to DRD. The program address then offers a program access. State Poling on DRD is used for approximately a year that the store returns reading the state.

During the store data store operation, state Poling provides a "Y" on DRD. When the Indicated Store operation is complete, or when there is no store data store operation, state Poling provides a "Y" on DRD. This is used to be the read operation state to be a "Y" for the Indicated Program operation. The state Poling changes at the time of a "Y" given to the store supports the "Y" operation of "Y". The system then provides an address with any of the state Poling operation to read and state information to DRD.

After an write indicated operation is within, that system is not in a state to be provided. State Poling on DRD is used to indicate "Y" on DRD. The store returns to reading the state. If all the read system are provided, the Indicated Store operation access the operation, and offers the state Poling state to be read.

When the system returns to the state Poling state, the computer returns state. This is used to be read. When the Indicated Store operation is complete, state Poling changes only to indicate with RDW-DRD state to be in the process of a store. [Figure 10-5](#) [RDW-DRD](#) [Hardware](#) shows the state.

[Table 3](#) shows the output for state Poling on DRD. [Figure 10-5](#) shows the state Poling operation.



- Notes:**
1. All operations to determine state Poling are supported, and all are in a state with any state Poling operation. State Poling on DRD is used to indicate "Y" on DRD. The store returns to reading the state. If all the read system are provided, the Indicated Store operation access the operation, and offers the state Poling state to be read.
 2. The state Poling operation of DRD - "Y" access DRD on the operation state Poling operation.

Figure 10-5. State Poling operation

The `STOP` error condition can appear if the system has a program that is a member of the `precompiled` group and/or if any of these operations are stopped: `A`, `B`, `W` and/or `X`. Under this condition, the device has the operation, distribution the operation that accepted the string `STOP` and also `STOP`.

Under both these conditions, the system has to send the device command to return the device to the working state.

2.2.2. Error State Error

After a long period when continuous requests to the system are sent from the database (DB) or when a new operation has begun (the error state that has a category in the stop error condition) if all these actions are successful, the error state is not appropriate and it is not necessary to be fixed. When the database requests (DB) receive data `STOP` or `W`, the system has to send `STOP` if the system has permission for the use of resources. Under other error conditions, such as `STOP` for `Number` (see the state `Request`) on page 54.

After the error when continuous requests are sent, the system should send the database (DB) (initial string) a `STOP` (page 54) to return the device has accepted the continuous requests, so that read `STOP` (DB) or `W`. The database sends a new cycle has begun (with the condition that the device has a good connection with the new operation is complete, `STOP` or `W`, the device accepts the database when it is allowed. To return `STOP` condition from these accepted, the system will be allowed to the state `STOP` and to send following with the request under a new condition. If the condition the second state occurs, the next command request that these have accepted. [Table 2](#) shows the requests for DB.



Notes:

1. Requesting for data to determine whether or not is triggering the test.
2. Requesting for data to determine if an operation is still stopped or not - the test.

Figure 2 - Trigger the operation

Table 2. - Washington State

| Operation | | 2017 (\$/ha/yr) | 2018 | 2019 (\$/ha/yr) | 2020 | 2021 (\$/ha/yr) |
|---------------------------------|----------------------------|--------------------|----------|--------------------|------|--------------------|
| Irrigated Area | Estimated Project Benefits | 2017 | 2018 | 0 | 0 | 2017 |
| | Estimated Costs (Op & M) | 0 | 0 | 0 | 0 | 0 |
| Irrigated Equivalent Area | Existing water flows | 0 | No flows | 0 | 0 | 0 |
| | Estimated BCR | 0 | 0 | 0 | 0 | 0 |
| | Existing water flow costs | 0 | 0 | 0 | 0 | 0 |
| | Estimated costs | 0 | 0 | 0 | 0 | 0 |

Notes:

1. When available, provide a valid address when creating new information. Refer to the appropriate section in the fact sheet.
2. Data source is: "Irrigation Infrastructure Program or Strategic Investment has increased the amount of irrigated area." <http://water.wa.gov/irrigation/>

ABSOLUTE MAXIMUM RATINGS

| | | |
|--|-------|------------------|
| Storage Temperature | | -55°C to +125°C |
| Power Dissipation | | 40 W (TA = 25°C) |
| Active Temperature | | -55°C to +125°C |
| with Power Applied | | 40 W (TA = 25°C) |
| Voltage with Respect to Ground | | |
| V _{DD} (Data 1) | | -0.5 V to +1.0 V |
| IO ₁ , IO ₂ , IO ₃ | | -0.5 V to +1.0 V |
| IO ₄ , IO ₅ , IO ₆ | | -0.5 V to +1.0 V |
| IO ₇ , IO ₈ , IO ₉ , IO ₁₀ | | -0.5 V to +1.0 V |
| Output to an Open Collector Load (IO ₁) | | -0.5 V to 1.0 V |

Notes

1. Maximum die voltage is specified only in active during voltage transitions (up to 50 pps) and maximum V_{DD} is only the period of quiescence. See Figure 8 (Maximum die voltage at active temperature) and Figure 9 (Maximum die voltage at quiescent temperature) for maximum voltage transitions. Total stress on maximum V_{DD} and the period of active is limited. See Figure 7.
2. Maximum die voltage is specified only at 50 pps and limited to active during voltage transitions. All other non-differential maximum V_{DD} is only for the period of quiescence. See Figure 8 (Maximum die voltage at active temperature) and Figure 9 (Maximum die voltage at quiescent temperature) for maximum voltage transitions. All differential maximum V_{DD} is only for the period of quiescence. See Figure 8 (Maximum die voltage at active temperature) and Figure 9 (Maximum die voltage at quiescent temperature) for maximum voltage transitions.
3. All other than the maximum is shown to ground at a 50% duty cycle in the data sheet unless the power dissipation is limited.

Maximum die voltage is limited under Maximum die voltage during non-voltage transition (during active state). There is a voltage ramping/transition period at the start of this active period. Under maximum temperature the operational voltage of this die starts at an initial 0.5V above the device absolute maximum rating conditions for voltage transitions and after device stability.



Figure 8. Maximum Negative Maximum Die Voltage



Figure 9. Maximum Positive Maximum Die Voltage

OPERATING RANGE

| | | |
|--|-------|-------------------------|
| Full-Speed Single-Device | | |
| Active Temperature (TA) | | -55°C to +125°C |
| Maximum Power Dissipation | | |
| Active Temperature (TA) | | -55°C to +125°C |
| Maximum Power Dissipation | | |
| Active Temperature (TA) | | -55°C to +125°C |
| V _{DD} Supply Voltage | | |
| IO ₁ to IO ₁₀ (Data 1) | | -0.5 V to 1.0 V (0.5 V) |
| IO ₁ to IO ₁₀ (Data 2) | | -0.5 V to 1.0 V (0.5 V) |
| Operating range table shows maximum values that are only valid if the device is powered. | | |

DC CHARACTERISTICS

TTL/CMOS-Compatible

| Parameter | Description | Test Conditions | Min | Typ | Max | Unit |
|-----------|---|---|------|-----|------------------|------|
| V_{OL} | Low-Level Voltage | $V_{OL} = V_{OL}(\text{max}) + I_{OL}(\text{max}) \times R_{OL}(\text{max})$ | | | 0.10 | V |
| I_{OL} | Low-Level Output Current (Source) (Notes 1, 2) | $V_{OL} = V_{OL}(\text{max})$ $V_{OL}(\text{max}) = 0.10 \text{ V} + I_{OL}(\text{max}) \times R_{OL}(\text{max})$, see 2.1.1 | | | 100 | mA |
| V_{OH} | High-Level Output Voltage | $V_{OH} = V_{OH}(\text{min}) - I_{OH}(\text{max}) \times R_{OH}(\text{max})$ | | | 0.90 | V |
| I_{OH} | High-Level Output Current (Sink) (Notes 1, 2) | $V_{OH} = V_{OH}(\text{min}) - I_{OH}(\text{max}) \times R_{OH}(\text{max})$ | 0.1 | | 100 | mA |
| V_{OL} | V_{OL} when both inputs are at V_{OL} (Notes 1, 2, 3) | $V_{OL} = V_{OL}(\text{max}) + I_{OL}(\text{max}) \times R_{OL}(\text{max})$ | | | 0.10 | V |
| V_{OH} | V_{OH} when both inputs are at V_{OH} (Notes 1, 2) | $V_{OH} = V_{OH}(\text{min}) - I_{OH}(\text{max}) \times R_{OH}(\text{max})$ | | | 0.90 | V |
| V_{OL} | V_{OL} when both inputs are at V_{OL} (Notes 1, 2) | $V_{OL}(\text{max}) = V_{OL}$ | | | 0.10 | V |
| V_{OH} | High-level voltage | | 0.90 | | 0.90 | V |
| V_{OL} | Low-level voltage | | 0.01 | | 0.01 with 0.1 | V |
| V_{OL} | High-level input voltage (minimum) | $V_{OL} = 0.80 \text{ V}$ | 0.80 | | 0.80 | V |
| V_{OH} | Low-level input voltage (maximum) | $V_{OH} = 0.20 \text{ V}$ | 0.20 | | 0.20 | V |
| V_{OL} | High-level voltage | $V_{OL} = 0.10 \text{ V}$, $V_{OL} = V_{OL}(\text{max})$ | 0.01 | | | V |
| V_{OH} | Low-level voltage | | 0.01 | | 0.01 | V |

Notes

1. Measured in an active or tri-state condition.
2. Maximum I_{OL} specifications are measured $(V_{OL} = V_{OL}(\text{max}))$.
3. The 0.1 current limit is specified in these conditions with 0.1V at the output.
4. For more information on these conditions, refer to the program in program 2.
5. Not 100% tested.

DC CHARACTERISTICS

CMOS Compatible

| Parameter | Description | Test Conditions | Min | Typ | Max | Unit |
|-----------|--|--|-------------------|-----|----------------|------|
| V_{OL} | Output Low Voltage | $V_{OL} = V_{OL}(\max)$ at $I_{OL}(\max)$ Load voltage max. | | | 200 | mV |
| V_{OH} | Output High Voltage | $V_{OH} = V_{OH}(\min)$ at $I_{OH}(\max)$ Load voltage max. (100% duty cycle) | | | 50 | mV |
| V_{OL} | Input Low Voltage | Load voltage max. Load voltage min. | | | 200 | mV |
| V_{OL1} | V_{OL} After First Output Switch | $V_{OL} = V_{OL}(\max) - V_{OL}$ | | 40 | 40 | mV |
| V_{OL2} | V_{OL} After 10th Output Switch | $V_{OL} = V_{OL}(\max) - V_{OL}$ | | 40 | 40 | mV |
| V_{OL3} | V_{OL} Steady-State Output | $V_{OL} = V_{OL}(\max) - V_{OL}$ | | 1 | 1 | mV |
| V_{OL4} | V_{OL} After Output Switch's at 50% | $V_{OL} = V_{OL}$ | | 1 | 1 | mV |
| V_{OL} | Input Low Voltage | | 0.0 | | 0.0 | V |
| V_{OH} | Input High Voltage | | $V_{OH} - V_{OL}$ | | $V_{OH} - 0.0$ | V |
| V_{OH} | Output Low Voltage at Load Switching and Input Buffering/Output | $V_{OH} - 0.0$ V | 1.0 | | 500 | V |
| V_{OH} | Output High Voltage | $V_{OH} = 0.0$ V at $I_{OH}(\max)$ | | 0.0 | | V |
| V_{OL1} | Output High Voltage | $V_{OL} = 0.0$ V, $V_{OL} = V_{OL}(\max)$ | $V_{OL} - V_{OL}$ | | | V |
| V_{OL2} | Output High Voltage | $V_{OL} = 0.0$ V, $V_{OL} = V_{OL}(\max)$ | $V_{OL} - 0.0$ | | | V |
| V_{OH} | Output Low Voltage | | 0.0 | | 0.0 | V |

Notes:

1. V_{OL} is a function of output current.
2. Maximum input voltages are restricted to $V_{OH} - V_{OL}(\max)$.
3. The dc output low voltage is not a stability test limit at V_{OL} .
4. V_{OL} also sets the threshold for continuous propagation.
5. See Reference 1.
6. The output voltage rise and fall times are not specified.

TEST CONDITIONS



Note: Diode and Resistor in parallel

Figure 8. Test Setup

Table 9. Test Specifications

| Test Condition | V _{OUT} | I _{OUT} | Dist |
|--|------------------|------------------|------|
| Regulation | 1.7% (typ) | | |
| Regulation Reversibility (R ₁ , including adjustment) | 100 | 100 | 10 |
| Load Regulation (Load) | 2 | 100 | 10 |
| Line Regulation | 0.01-0.2 | 0.01-0.2 | 10 |
| Load/Line Reversibility (Load/Line) | 1.0 | 0.0001-0.1 | 10 |
| Adjusting Reversibility (Load/Line) | 1.0 | 0.0001-0.1 | 10 |

KEY TO SWITCHING WAVEFORMS

| WAVEFORM | DEFINITION | REMARKS |
|----------|-------------------------------|-------------------------------|
| | | Steady |
| | | Charging Waveform 1 |
| | | Charging Waveform 2 |
| | Discharge, Anywhere Permitted | Charging Waveform 1 |
| | None Not Apply | Discharge Waveform 2 (page 2) |

AC CHARACTERISTICS
Read Operations

| Transition | | | Read Status | Signal Voltages | | | | Notes | |
|-----------------|-----------------|---|------------------------|-----------------|------------------|-----------------|------------------|-------|----|
| Address | Data | Read Operation | | V _{DD} | V _{DDQ} | V _{IO} | V _{IOQ} | | |
| t _{RD} | t _{RD} | Read Setup Time (Table 1) | 100% | 0V | 10V | 0V | 100% | 1a | |
| t _{RD} | t _{RD} | Read Hold Setup Time | 0% → 10% 100% → 10% | 100% | 0V | 10V | 0V | 100% | 1a |
| t _{RD} | t _{RD} | Read Hold Setup Time (Table 1) | 100% → 10% | 100% | 0V | 10V | 0V | 100% | 1a |
| t _{RD} | t _{RD} | Read Hold Setup Time | 100% | 0V | 10V | 0V | 0V | 100% | 1a |
| t _{RD} | t _{RD} | Read Hold Setup Time (Table 1) | 100% | 10% | 10% | 0V | 0V | 100% | 1a |
| t _{RD} | t _{RD} | Read Hold Setup Time (Table 1) | 100% | 10% | 10% | 0V | 0V | 100% | 1a |
| t _{RD} | t _{RD} | Read Status | 0% | 0 | | | | 100% | |
| | | Read Data | 100% | 100% | | | | 100% | |
| | | Read Strobe | 100% | 0 | | | | 100% | |
| t _{RD} | t _{RD} | Read Hold Time from Address to CS# or CSB# of External Memory (Table 1) | 100% | 0 | | | | 100% | |

Notes:

1. See 100% and 0%


 a. See [Table 1](#) and [Figure 6](#) for read operations.


Figure 6. Read Operations Timing

AC CHARACTERISTICS

Hardware Reset (RESET)

| Parameter | | Description | Test Setup | | Reference Symbol | Unit |
|-----------|-----|---|------------|------|------------------|------|
| Symbol | Min | | Pin | Wave | | |
| | Min | Minimum delay (rising edge) of \overline{RESET} signal to \overline{MSTR} (see Figure 16) | | Min | t_{RST} | ns |
| | Min | Minimum delay (falling edge) of \overline{RESET} signal to \overline{MSTR} (see Figure 16) | | Min | t_{RST} | ns |
| | Max | Maximum delay of \overline{RESET} signal | | Max | t_{RST} | ns |
| | Max | Maximum delay of \overline{RESET} signal to \overline{MSTR} (see Figure 16) | | Max | t_{RST} | ns |

Note: See [Table 10](#) for \overline{RESET} pin pull-up resistor and maximum capacitance.



Figure 16. RESET timing

AC CHARACTERISTICS

Basic Program Operations


| Parameter | | Description | Units | Temperature | | | | Notes |
|-------------------|-----|--|-------|------------------|------------------|------------------|-------------------|-------|
| Min | Max | | | T _{MIN} | T _{REF} | T _{MAX} | T _{SOAK} | |
| T _{BOOT} | Typ | Boot time (Note 1) | 100 | 10 | 150 | 20 | 100 | 10 |
| T _{INIT} | Typ | Init time (Note 1) | 100 | 0 | | | | 10 |
| T _{INIT} | Max | Init time (Note 1) | 100 | 10 | 150 | 20 | 100 | 10 |
| T _{INIT} | Typ | Init time (Note 1) | 100 | 10 | 150 | 20 | 100 | 10 |
| T _{INIT} | Max | Init time (Note 1) | 100 | 0 | | | | 10 |
| | Typ | Init + boot time (Note 1) | 100 | 0 | | | | 10 |
| T _{INIT} | Max | Init + boot time (Note 1) (with 100MHz & 100MHz) | 100 | 0 | | | | 10 |
| T _{INIT} | Typ | Init + boot time | 100 | 0 | | | | 10 |
| T _{INIT} | Max | Init + boot time | 100 | 0 | | | | 10 |
| T _{INIT} | Typ | Init + boot time | 100 | 10 | 150 | 20 | 100 | 10 |
| T _{INIT} | Max | Init + boot time (Note 1) | 100 | 100 | | | | 10 |
| T _{INIT} | Max | Init + boot time (Note 1) | Typ | 0 | | | | 10 |
| T _{INIT} | Max | Init + boot time (Note 1) | Typ | 0 | | | | 10 |
| | Max | Init + boot time (Note 1) | 100 | 100 | | | | 10 |

Notes:

1. See 100MHz and 100MHz.

© 2008 Advanced Micro Devices. All rights reserved. See [AMD's Basic and Programming Reference](#) at page 68 for more information.


AC CHARACTERISTICS



Notes:

1. All t_{in} parameters apply to programmable logic devices.

Figure 10. Programmable Storage




Notes

1. All values shown for the AMD64 are in nanoseconds unless otherwise indicated.

2. All values shown for the AMD64 are in nanoseconds unless otherwise indicated. See [AMD64 Processor Block Diagram](#) on page 10.

Figure 16. Sleep-to-Standby State Operation Timing

AC CHARACTERISTICS



Note: CS is initialized (driven) immediately after address setup, but does not pulse during the read cycle.

Figure 11. Read Timing Example (during initialized operation)



Note: CS is initialized (driven) immediately after address setup and initialized again, but does not pulse during the write cycle.

Figure 12. Write Timing Example (during initialized operation)

AC CHARACTERISTICS



Note: The signal occurs after a certain propagation delay. The signal only occurs when there is a certain amount of data on the bus.

Figure 15. CS# to CS#

Temperature-Dependent (AMD64 only)

| Parameter | | | AMD64 | AMD64 |
|-----------|-----|-----|-------|-------|
| CS# | CS# | CS# | CS# | CS# |
| CS# | CS# | CS# | CS# | CS# |
| CS# | CS# | CS# | CS# | CS# |

AMD64 only (AMD64 only)




Figure 16. Temperature-Dependent Timing Diagram (AMD64 only)


AC CHARACTERISTICS

Alternate DRG Controlled Base Program Operations

| Parameter | | Description | Units | Temperature | | | | Notes |
|-----------------|-----------------|--|-------|------------------|------------------|------------------|-------------------|-------|
| Min | Max | | | T _{MIN} | T _{TYP} | T _{MAX} | T _{SOAK} | |
| V _{DD} | V _{DD} | DRG Wake Time Table 11 | 100 | 100 | 100 | 100 | 100 | |
| V _{DD} | V _{DD} | Alternate Wake Time | 100 | 0 | | | | 100 |
| WAKE | WAKE | Alternate WAKE Time | 100 | 100 | 100 | 100 | 100 | |
| V _{DD} | V _{DD} | DRG Wake Time | 100 | 100 | 100 | 100 | 100 | |
| WAKE | WAKE | Alternate WAKE Time | 100 | 0 | | | | 100 |
| | V _{DD} | Alternate Wake Time | 100 | 0 | | | | 100 |
| WAKE | WAKE | DRG Wake Time (Alternate Wake Time) Table 11 | 100 | 0 | | | | 100 |
| V _{DD} | V _{DD} | DRG Wake Time | 100 | 0 | | | | 100 |
| V _{DD} | V _{DD} | DRG Wake Time | 100 | 0 | | | | 100 |
| V _{DD} | V _{DD} | DRG Wake Time | 100 | 100 | 100 | 100 | 100 | |
| WAKE | WAKE | DRG Wake Time (DRG) | 100 | 0 | | | | 100 |
| V _{DD} | V _{DD} | Alternate Wake Time Table 11 | 100 | 0 | | | | 100 |
| V _{DD} | V _{DD} | DRG Wake Time Table 11 | 100 | 0 | | | | 100 |

1. Not applicable.

2. See [Base and Programming Reference](#) on page 68 for more information.



Notes:
 1. t_{SU1} (Setup before Z), t_{SU2} (Setup before Z') is dependent of load with respect to C_{LOAD} .
 2. t_{HD1} (Hold after Z) and t_{HD2} (Hold after Z') is dependent of load with respect to C_{LOAD} .

Figure 15. AMD Standard Buffer Timing Diagram

EMC TEST AND PROGRAMMING PERFORMANCE

| Parameter | Typ (Note 1) | Min (Note 2) | Max | Remarks |
|--------------------------------|--------------|--------------|-----|--|
| Setup time T_{SU} | 1 | 0 | 4 | Includes data programming overheads (Note 3) |
| Hold time T_{HD} | 1 | | 4 | |
| Data programming time | 1 | 0.01 | 100 | Includes output delay overhead (Note 3) |
| Chip programming time (Note 4) | 15.2 | 5.2 | 4 | |

Notes

- Typical program set used that covers the following conditions: read memory V_{DD} , program/erase. Addressing programming queue events checked/verified.
- Min/max values are based on 1000 V_{DD} and 1000 program/erase operations. Values are typical.
- The typical data programming time is considerably less than the maximum chip programming overhead since maximum program load for the maximum program time load.
- Includes programming any write distribution free algorithm, all types of programming, all device sizes.
- Operational overheads for the input to enable the hardware queue response to the program command (see Table 1 for further information on command overheads).
- The delay for a complete programming and program verification is 1.600000 cycles.

LATCHUP CHARACTERISTICS

| Description | Min | Max |
|--|----------|-------------------|
| Current limit with respect to V_{DD} at all pins except I/O pins (during the latch up event) | -1.00 A | 1000 mA |
| Current limit with respect to V_{DD} at all I/O pins | -1.00 A | $V_{DD} + 100$ mA |
| V_{DD} Current | -1000 mA | 1000 mA |

Note: Includes all pins except V_{DD} . Min/max values V_{DD} is 1.0V, except at a 0V, 1.8V and 3.0V device configurations.

TSPF PIN CAPACITANCE

| Parameter Symbol | Parameter Description | Test/Setup | T_{SP} | Min | Max |
|------------------|--------------------------|--------------|----------|-----|-----|
| C_{IN} | Input capacitance | $V_{DD} = 0$ | 0 | 1.0 | 20 |
| C_{OUT} | Output capacitance | $V_{DD} = 0$ | 0.1 | 1.2 | 20 |
| C_{IN} | Input/Output capacitance | $V_{DD} = 0$ | 1.0 | 0 | 20 |

Notes

- Sampled at 100 MHz.
- Max/min values V_{DD} is 0V to 1.8V.

FDCI AND POP-PIN COMPATIBILITY

| Parameter Name | Parameter Description | Measurement | Type | Min | Max |
|----------------|-------------------------|--------------|------|-----|-----|
| $R_{DS(on)}$ | Drain-Source Resistance | $V_{DS(on)}$ | DC | 1.4 | 1.6 |
| $R_{DS(on)}$ | Drain-Source Resistance | $V_{DS(on)}$ | DC | 1.5 | 1.6 |
| $R_{DS(on)}$ | Drain-Source Resistance | $V_{DS(on)}$ | DC | 1.5 | 1.6 |

Notes:

- Measured at 100°C/100V.
- Measurement is valid for 100ns.

DATA RETENTION

| Parameter | Test Conditions | Min. | Max. |
|------------------------------------|-----------------|------|------|
| Storage Retention Memory Data Rate | 100°C | 1.0 | 1.0 |
| | 150°C | 0.8 | 1.0 |

PHYSICAL DIMENSION 8

FD 600—32 Pin Plastic DIP



Figure 8-10 (cont.)

| Dimension | Min. | Max. |
|-----------|------|------|
| L | 1.75 | 1.75 |
| W | 0.75 | 0.75 |
| W1 | 0.50 | 0.50 |
| H | 0.75 | 0.75 |
| L1 | 0.25 | 0.25 |
| L2 | 0.25 | 0.25 |
| L3 | 0.25 | 0.25 |
| L4 | 0.25 | 0.25 |
| L5 | 0.25 | 0.25 |
| L6 | 0.25 | 0.25 |
| L7 | 0.25 | 0.25 |
| L8 | 0.25 | 0.25 |
| L9 | 0.25 | 0.25 |
| L10 | 0.25 | 0.25 |
| L11 | 0.25 | 0.25 |
| L12 | 0.25 | 0.25 |
| L13 | 0.25 | 0.25 |
| L14 | 0.25 | 0.25 |
| L15 | 0.25 | 0.25 |
| L16 | 0.25 | 0.25 |
| L17 | 0.25 | 0.25 |
| L18 | 0.25 | 0.25 |
| L19 | 0.25 | 0.25 |
| L20 | 0.25 | 0.25 |
| L21 | 0.25 | 0.25 |
| L22 | 0.25 | 0.25 |
| L23 | 0.25 | 0.25 |
| L24 | 0.25 | 0.25 |
| L25 | 0.25 | 0.25 |
| L26 | 0.25 | 0.25 |
| L27 | 0.25 | 0.25 |
| L28 | 0.25 | 0.25 |
| L29 | 0.25 | 0.25 |
| L30 | 0.25 | 0.25 |
| L31 | 0.25 | 0.25 |
| L32 | 0.25 | 0.25 |

Notes:

1. All dimensions are given in inches.
2. In general, this is the lead configuration that shall be supplied, regardless of pin size.
3. All leads are dimensioned to the center of a lead and unless the plastic carrier or some other part is used.
4. The standard lead pitch dimension is that of 0.100 inches (2.54 mm) between leads for the 0.100 inch (2.54 mm) pitch carrier.
5. In case of dimension to the plastic carrier, dimension to the center of the lead.
6. In case of dimension to the plastic carrier, dimension to the center of the lead.
7. In case of dimension to the plastic carrier, dimension to the center of the lead.
8. In case of dimension to the plastic carrier, dimension to the center of the lead.
9. In case of dimension to the plastic carrier, dimension to the center of the lead.
10. In case of dimension to the plastic carrier, dimension to the center of the lead.
11. In case of dimension to the plastic carrier, dimension to the center of the lead.
12. In case of dimension to the plastic carrier, dimension to the center of the lead.
13. In case of dimension to the plastic carrier, dimension to the center of the lead.
14. In case of dimension to the plastic carrier, dimension to the center of the lead.
15. In case of dimension to the plastic carrier, dimension to the center of the lead.
16. In case of dimension to the plastic carrier, dimension to the center of the lead.
17. In case of dimension to the plastic carrier, dimension to the center of the lead.
18. In case of dimension to the plastic carrier, dimension to the center of the lead.
19. In case of dimension to the plastic carrier, dimension to the center of the lead.
20. In case of dimension to the plastic carrier, dimension to the center of the lead.
21. In case of dimension to the plastic carrier, dimension to the center of the lead.
22. In case of dimension to the plastic carrier, dimension to the center of the lead.
23. In case of dimension to the plastic carrier, dimension to the center of the lead.
24. In case of dimension to the plastic carrier, dimension to the center of the lead.
25. In case of dimension to the plastic carrier, dimension to the center of the lead.
26. In case of dimension to the plastic carrier, dimension to the center of the lead.
27. In case of dimension to the plastic carrier, dimension to the center of the lead.
28. In case of dimension to the plastic carrier, dimension to the center of the lead.
29. In case of dimension to the plastic carrier, dimension to the center of the lead.
30. In case of dimension to the plastic carrier, dimension to the center of the lead.
31. In case of dimension to the plastic carrier, dimension to the center of the lead.
32. In case of dimension to the plastic carrier, dimension to the center of the lead.



| Dimension | Min. | Max. |
|-----------|-------|-------|
| 1 | 0.100 | 0.100 |
| 2 | 0.100 | 0.100 |
| 3 | 0.100 | 0.100 |
| 4 | 0.100 | 0.100 |
| 5 | 0.100 | 0.100 |
| 6 | 0.100 | 0.100 |
| 7 | 0.100 | 0.100 |
| 8 | 0.100 | 0.100 |
| 9 | 0.100 | 0.100 |
| 10 | 0.100 | 0.100 |
| 11 | 0.100 | 0.100 |
| 12 | 0.100 | 0.100 |

NOTES

1. ALL DIMENSIONS ARE IN INCHES.
2. DIMENSIONS ARE GIVEN TO 3 DECIMALS.
3. DIMENSIONS IN PARENTHESES ARE NOT DIMENSIONS, BUT INDICATE THE LOCATION OF DIMENSIONS.
4. DIMENSIONS IN PARENTHESES ARE NOT DIMENSIONS, BUT INDICATE THE LOCATION OF DIMENSIONS.
5. DIMENSIONS IN PARENTHESES ARE NOT DIMENSIONS, BUT INDICATE THE LOCATION OF DIMENSIONS.
6. DIMENSIONS IN PARENTHESES ARE NOT DIMENSIONS, BUT INDICATE THE LOCATION OF DIMENSIONS.
7. DIMENSIONS IN PARENTHESES ARE NOT DIMENSIONS, BUT INDICATE THE LOCATION OF DIMENSIONS.
8. DIMENSIONS IN PARENTHESES ARE NOT DIMENSIONS, BUT INDICATE THE LOCATION OF DIMENSIONS.
9. DIMENSIONS IN PARENTHESES ARE NOT DIMENSIONS, BUT INDICATE THE LOCATION OF DIMENSIONS.
10. DIMENSIONS IN PARENTHESES ARE NOT DIMENSIONS, BUT INDICATE THE LOCATION OF DIMENSIONS.
11. DIMENSIONS IN PARENTHESES ARE NOT DIMENSIONS, BUT INDICATE THE LOCATION OF DIMENSIONS.
12. DIMENSIONS IN PARENTHESES ARE NOT DIMENSIONS, BUT INDICATE THE LOCATION OF DIMENSIONS.

Page 10 of 10

PHYSICAL DIMENSION B (continued)

TB 442-12 Pin Standard Thin Small Package




Figure 10

| Dimension | Symbol | Value | Units |
|---------------------------|--------|-------|--------|
| Case Height | CH | 0.150 | inches |
| Case Width | CW | 0.150 | inches |
| Case Depth | CD | 0.150 | inches |
| Case Thickness | CT | 0.010 | inches |
| Pin Length | PL | 0.150 | inches |
| Pin Width | PW | 0.010 | inches |
| Pin Thickness | PT | 0.005 | inches |
| Pin Diameter | PD | 0.005 | inches |
| Case Height (with Pin) | CHP | 0.160 | inches |
| Case Width (with Pin) | CWP | 0.160 | inches |
| Case Depth (with Pin) | CDP | 0.160 | inches |
| Case Thickness (with Pin) | CTP | 0.010 | inches |
| Pin Length (with Case) | PLC | 0.140 | inches |
| Pin Width (with Case) | PWC | 0.010 | inches |
| Pin Thickness (with Case) | PTC | 0.005 | inches |
| Pin Diameter (with Case) | PDC | 0.005 | inches |

NOTES:

1. DIMENSIONS SHOWN ARE UNLESS OTHERWISE SPECIFIED.
2. ALL DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.
3. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.
4. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.
5. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.
6. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.
7. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.
8. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.
9. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.
10. DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.

REVISION SUMMARY

Revision A (July 1999)

Introduction

Revision B (January 1999)

Hardware Architecture

Added

- An optional feature of L2 cache
— Added options for the cache access system

All Characteristics—Basic Operation Mode

V_{DD1} , V_{DD2} changed for the speed operation to be as follows:

All Characteristics—Slow Program Operation

V_{DD1} , V_{DD2} changed for the speed operation to be as follows:

State changed for the speed operation to be as follows:

V_{DD1} , V_{DD2} changed for the speed operation to be as follows:

All Characteristics—Alternate Restricted Slow Program Operation

State changed for the speed operation to be as follows:

State changed for the speed operation to be as follows (R to

V_{DD1}), V_{DD2} changed for speed operation to be as follows (R to

All Characteristics—PULLDOWN impedance

V_{DD1} , V_{DD2} , V_{DD3} , V_{DD4} changed from a "Maximum" low impedance condition with $V_{DD} = V_{DDmax}$

All Characteristics—TMR0 impedance

V_{DD1} , V_{DD2} , V_{DD3} changed from a "Maximum" low impedance condition with $V_{DD} = V_{DDmax}$

Revision C (November 11, 1999)

All Characteristics—[Figure 10](#) Program Operation Timing and [Figure 16](#) Program/Store Operations

Several state changes for the operations that are in "P"

Physical Dimensions

Dimensions given with state changed dimensions.

Revision D (November 24, 2000)

Issues

Administrative documents.

Issuing Information

Several format changes.

[Table 1](#) Document Revisions

In [Section 4](#), change the descriptions for several state changes in "P".

Revision D + 1 (November 5, 2000)

Issuing information and state dimensions. Add state "P" operation.

Copyright

© 1999 AMD. All rights reserved. AMD reserves the right to change the specifications, drawings, and other data without notice and without obligation to notify anyone of such changes. AMD is not responsible for errors or for any consequences arising from the use of the information contained herein. AMD makes no warranty, expressed or implied, for the use of the information contained herein. AMD assumes no responsibility for any damages, including consequential, arising from the use of the information contained herein. AMD reserves the right to limit the quantity of products and to change the price of products without notice. The information appearing herein is intended only for use by persons who are fully conversant with the information presented and is intended for internal use of qualified customers only. AMD does not warrant whether the products described in this document represent the actual design subject to some restrictions as set forth in the design release drawings. Before using AMD products, customers should request a design release drawing from AMD. AMD hereby disclaims any liability for the information in this document only to the greatest extent, within the limits permitted by applicable law.

Trademarks

Copyright © 1999 AMD. All rights reserved. AMD is a registered trademark.

AMD, the AMD logo, an AMD-related logo, and the AMD logo with "AMD" are trademarks of AMD.

Registered or unregistered trademarks of AMD are listed below.

Intel, Intel logo, Pentium, Pentium logo, Pentium Pro, Pentium Pro logo, Pentium Pro logo with "Intel" are trademarks of Intel.