

40MX and 42MX Automotive FPGA Families

Features

High Capacity

- Single-Chip ASIC Alternative for Automotive Applications
- 3,000 to 54,000 System Gates
- Up to 2.5 kbits Configurable Dual-Port SRAM
- Fast Wide-Decode Circuitry
- Up to 202 User-Programmable I/O Pins

Ease of Integration

- Up to 100% Resource Utilization and 100% Pin Locking
- Deterministic, User-Controllable Timing
- Unique In-System Diagnostic and Verification Capability with Silicon Explorer II
- Low Power Consumption
- IEEE Standard 1149.1 (JTAG) Boundary Scan Testing


Product Profile

Device	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
Capacity System Gates SRAM Bits	3,000 -	6,000 –	14,000 -	24,000 –	36,000 –	54,000 2,560
Logic Modules Sequential Combinatorial Decode	_ 295 _	_ 547 _	348 336 -	624 608 -	954 912 24	1,230 1,184 24
SRAM Modules (64x4 or 32x8)	-	-	-	_	-	10
Dedicated Flip-Flops	_	_	348	624	954	1,230
Maximum Flip-Flops	147	273	516	928	1,410	1,822
Clocks	1	1	2	2	2	6
Maximum User I/Os	57	69	104	140	176	202
Boundary Scan Test (BST)	_	_	-	_	Yes	Yes
Packages (by pin count) PLCC PQFP VQFP TQFP	68 100 80	84 100 80	84 100, 160 100 176	_ 208 100 176	_ 160, 208 _ 176	_ 208, 240 _ _

Note: While the automotive-grade MX devices are offered in standard speed grade only, the MX family is also offered in commercial, industrial and military temperature grades with -F, Std, -1, -2 and -3 speed grades. Refer to the 40MX and 42MX Family FPGAs datasheet for more details.

May 2006 i

Ordering Information



Note: Automotive grade parts (A grade) devices are tested at room temperature to specifications that have been guard banded based on characterization across the recommended operating conditions. A-grade parts are not tested at extended temperatures. If testing to ensure guaranteed operation at extended temperatures is required, please contact your local Actel Sales office to discuss testing options available.

Plastic Device Resources

	User I/Os								
Device	PLCC 68-Pin	PLCC 84-Pin	PQFP 100-Pin	PQFP 160-Pin	PQFP 208-Pin	PQFP 240-Pin	VQFP 80-Pin	VQFP 100-Pin	TQFP 176-Pin
A40MX02	57	-	57	_	-	-	57	-	-
A40MX04	-	69	69	_	-	-	69	-	-
A42MX09	-	72	83	101	_	-	-	83	104
A42MX16	-	-	-	_	140	-	-	83	140
A42MX24	-	_	_	125	176	-	-	_	150
A42MX36	-	-	_	-	176	202	-	-	-

Note: Package Definitions

PLCC = Plastic Leaded Chip Carrier, PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, VQFP = Very Thin Quad Flat Pack

Speed Grade and Temperature Grade Matrix

	Std
А	✓

Note: Refer to the 40MX and 42MX Family FPGAs datasheet for details on commercial-, industrial- and military-grade MX offerings.

Contact your local Actel representative for device availability.

ii v3.1



Table of Contents

40MX and 42MX Automotive FPGA Families
General Description 1-7
MX Architectural Overview 1-7
Other Architectural Features
Development Tool Support 1-1
Related Documents
5.0V Operating Conditions 1-12
Power Dissipation
Junction Temperature 1-15
Package Thermal Characteristics
Timing Information 1-16
Parameter Measurement
Sequential Timing Characteristics
Decode Module Timing 1-22
Dual-Port SRAM Timing Waveforms 1-23
Predictable Performance: Tight Delay Distributions 1-25
Temperature and Voltage Derating Factors 1-26
Timing Characteristics 1-28
Pin Descriptions 1-45
Package Pin Assignments
68-Pin PLCC
84-Pin PLCC
100-Pin PQFP
160-Pin PQFP
80-Pin VQFP
208-Pin PQFP
240-Pin PQFP
100-Pin VQFP
176-Pin TQFP 2-23
Datasheet Information
List of Changes 3-
Datasheet Categories 3-



40MX and 42MX Automotive FPGA Families

General Description

Actels' automotive-grade MX families provide a high-performance, single-chip solution for shortening the system design and development cycle, offering a cost-effective alternative to ASICs for in-cabin telematics and automobile interconnect applications. The 40MX and 42MX devices are excellent choices for integrating logic that is currently implemented in multiple PALs, CPLDs, and FPGAs.

The MX device architecture is based on Actel's patented antifuse technology implemented in a 0.45µm triplemetal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the MX devices are live on power-up and have one-fifth the standby power consumption of comparable FPGAs. Actel's MX FPGAs provide up to 202 user I/Os and are available in a wide variety of packages and speed grades.

The automotive-grade 42MX24 and 42MX36 include system-level features such as IEEE Standard 1149.1 (JTAG) Boundary Scan Testing and fast wide-decode modules. In addition, the A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The storage elements can efficiently address applications requiring wide datapath manipulation.

MX Architectural Overview

The MX devices are composed of fine-grained building blocks that enable fast, efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources and clock networks, which are the building blocks for fast logic designs. In addition, the A42MX36 device contains embedded dual-port SRAM modules, which are optimized for high-speed datapath functions such as FIFOs, LIFOs and scratchpad memory. A42MX24 and A42MX36 also contain wide-decode modules.

Logic Modules

The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources (Figure 1-1).

The logic module can implement the four basic logic functions (NAND, AND, OR and NOR) in gates of two, three, or four inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs and OR-ANDs. No dedicated hardwired latches or flip-flops are required in the array; latches and flip-

flops can be constructed from logic modules whenever required in the application.

The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules) and decode (D-modules). Figure 1-2 illustrates the combinatorial logic module. The S-module, shown in Figure 1-3 on page 1-2, implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D-flip-flop or a transparent latch. The S-module register can be bypassed so that it implements purely combinatorial logic.

A42MX24 and A42MX36 devices contain D-modules, which are arranged around the periphery of the device. D-modules contain wide-decode circuitry, providing a fast, wide-input AND function similar to that found in CPLD architectures (Figure 1-4 on page 1-2). The D-module allows A42MX24 and A42MX36 devices to perform wide-decode functions at speeds comparable to CPLDs and PALs. The output of the D-module has a programmable inverter for active HIGH or LOW assertion. The D-module output is hardwired to an output pin, and can also be fed back into the array to be incorporated into other logic.




Figure 1-1 • 40MX Logic Module




Figure 1-2 • 42MX C-Module Implementation




Figure 1-3 • 42MX S-Module Implementation




Figure 1-4 • A42MX24 and A42MX36 D-Module Implementation

Dual-Port SRAM Modules

The A42MX36 device contains dual-port SRAM modules, which are arranged in 256-bit blocks and can be configured as 32x8 or 64x4. SRAM modules can be cascaded together to form memory spaces of user-definable width and depth. A block diagram of the A42MX36 dual-port SRAM block is shown in Figure 1-5 on page 1-3.

The A42MX36 SRAM modules are true dual-port structures containing independent read and write ports. Each SRAM module contains six bits of read and write addressing (RDAD[5:0] and WRAD[5:0], respectively) for 64x4-bit blocks. When configured in byte mode, the highest order address bits (RDAD5 and WRAD5) are not used. The read and write ports of the SRAM block

contain independent clocks (RCLK and WCLK) with programmable polarities offering active HIGH or LOW implementation. The SRAM block contains eight data inputs (WD[7:0]) and eight outputs (RD[7:0]), which are connected to segmented vertical routing tracks.

The A42MX36 dual-port SRAM blocks provide an optimal solution for high-speed buffered applications requiring FIFO and LIFO queues. The ACTgen Macro Builder within Actel's Designer software provides capability to quickly design memory functions with the SRAM blocks.

1-2 v3.1






Figure 1-5 • A42MX36 Dual-Port SRAM Block

Routing Structure

The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may be continuous or split into segments. Varying segment lengths allow the interconnect of over 90% of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.

Horizontal Routing

Horizontal routing tracks span the whole row length or are divided into multiple segments and are located in between the rows of modules. Any segment that spans more than one-third of the row length is considered a long horizontal segment. A typical channel is shown in Figure 1-6. Within horizontal routing, dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks. Non-dedicated tracks are used for signal nets.

Vertical Routing

Another set of routing tracks run vertically through the module. There are three types of vertical tracks: input, output, and long. Long tracks span the column length of the module, and can be divided into multiple segments. Each segment in an input track is dedicated to the input of a particular module; each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing. Each output segment spans four channels (two

above and two below), except near the top and bottom of the array, where edge effects occur. Long vertical tracks contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 1-6.




Figure 1-6 • MX Routing Structure

Antifuse Structures

An antifuse is a "normally open" structure. The use of antifuses to implement a programmable logic device results in highly testable structures as well as efficient programming algorithms. There are no pre-existing connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed and individual circuit structures to be tested, which can be done before and after programming. For instance, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

Clock Networks

The 40MX devices have one global clock distribution network (CLK). A signal can be put on the CLK network by being routed through the CLKBUF buffer.

In 42MX devices, there are two low-skew, high-fanout clock distribution networks, referred to as CLKA and CLKB. Each network has a clock module (CLKMOD) that can select the source of the clock signal from any of the following (Figure 1-7):

- Externally from the CLKA pad, using CLKBUF buffer
- Externally from the CLKB pad, using CLKBUF buffer
- Internally from the CLKINTA input, using CLKINT buffer

Internally from the CLKINTB input, using CLKINT buffer

The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel.

Clock input pads in both 40MX and 42MX devices can also be used as normal I/Os, bypassing the clock networks.

The A42MX36 device has four additional register control resources, called quadrant clock networks (Figure 1-8). Each quadrant clock provides a local, high-fanout resource to the contiguous logic modules within its quadrant of the device. Quadrant clock signals can originate from specific I/O pins or from the internal array and can be used as a secondary register clock, register clear, or output enable.





Figure 1-7 • Clock Networks of 42MX Devices



Note: *QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.

Figure 1-8 • Quadrant Clock Network of A42MX36 Devices

1-4 v3.1




I/O Modules

The I/O modules provide the interface between the device pins and the logic array. Figure 1-9 is a block diagram of the 42MX I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module. (Refer to the *Antifuse Macro Library Guide* for more information.) All 42MX I/O modules contain tristate buffers, with input and output latches that can be configured for input, output, or bidirectional operation.

42MX devices contain flexible I/O structures, where each output pin has a dedicated output-enable control (Figure 1-9). The I/O module can be used to latch input or output data, or both, providing fast setup time. In addition, the Actel Designer software tools can build a D-type flip-flop using a C-module combined with an I/O module to register input and output signals. Refer to the Antifuse Macro Library Guide for more details.

Actel's Designer software development tools provide a design library of I/O macro functions that can implement all I/O configurations supported by the MX FPGAs.



Note: *Can be configured as a Latch or D Flip-Flop (Using C-Module)

Figure 1-9 • 42MX I/O Module

Other Architectural Features

User Security

The Actel FuseLock provides robust security against design theft. Special security fuses are hidden in the fabric of the device and prevent unauthorized users from accessing the programming and/or probe interfaces. It is virtually impossible to identify or bypass these fuses without damaging the device, making Actel antifuse FPGAs immune to both invasive and noninvasive attacks.

Special security fuses in 40MX devices include the Probe Fuse and Program Fuse. The former disables the probing circuitry while the latter prohibits further programming of all fuses, including the Probe Fuse. In 42MX devices,

there is the Security Fuse which, when programmed, both disables the probing circuitry and prohibits further programming of the device.

Look for this symbol to ensure your valuable IP is secure.



Figure 1-10 • Fuselock

For more information, refer to Actel's Implementation of Security in Actel Antifuse FPGAs application note.

Programming

Device programming is supported through the Silicon Sculptor series of programmers. Silicon Sculptor II is a compact, robust, single-site and multi-site device programmer for the PC. With standalone software, Silicon Sculptor II is designed to allow concurrent programming of multiple units from the same PC.

Silicon Sculptor II programs devices independently to achieve the fastest programming times possible. After being programmed, each fuse is verified to insure that it has been programmed correctly. Furthermore, at the end of programming, there are integrity tests that are run to ensure no extra fuses have been programmed. Not only does it test fuses (both programmed and nonprogrammed), Silicon Sculptor II also allows self-test to verify its own hardware extensively.

The procedure for programming an MX device using Silicon Sculptor II is as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via In-House Programming from the factory.

For more details on programming MX devices, please refer to the *Programming Antifuse Devices* and the *Silicon Sculptor II* user's quides.

Power Supply

Automotive MX devices are designed to operate in 5.0V environments. Table 1-1 describes the voltage settings of automotive MX devices.

Table 1-1 • Voltage Support of Automotive-Grade MX Devices

Device	V _{cc}	V _{CCA}	V _{CCI}	Maximum Input Tolerance	Nominal Output Voltage
40MX	5.0V	-	-	5.25V	5.0V
42MX	-	5.0V	5.0V	5.25V	5.0V

Power-Up/Down

When powering up MX devices, V_{CCA} must be greater than or equal to V_{CCI} throughout the power-up sequence. If V_{CCI} exceeds V_{CCA} during power-up, either the input protection junction on the I/Os will be forward-biased or the I/Os will be at logical High, and I_{CC} rises to high levels. During power-down, V_{CCA} must be smaller than or equal to V_{CCI} .

Test Circuitry and Silicon Explorer II Probe

MX devices contain probing circuitry that provides built-in access to every node in a design, via the use of Silicon Explorer II. Silicon Explorer II is an integrated hardware and software solution that, in conjunction with the Designer software, allow users to examine any of the internal nodes of the device while it is operating in a prototyping or a production system. The user can probe an MX device without changing the placement and routing of the design and without using any additional resources. Silicon Explorer II's noninvasive method does not alter timing or loading effects, thus shortening the debug cycle and providing a true representation of the device under actual functional situations.

Silicon Explorer II samples data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard serial port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.

Silicon Explorer II is used to control the MODE, DCLK, SDI and SDO pins in MX devices to select the desired nets for debugging. The user simply assigns the selected internal nets in the Silicon Explorer II software to the PRA/PRB output pins for observation. Probing functionality is activated when the MODE pin is held HIGH.

Figure 1-11 on page 1-7 illustrates the interconnection between Silicon Explorer II and 40MX devices, while Figure 1-12 on page 1-7 illustrates the interconnection between Silicon Explorer II and 42MX devices

To allow for probing capabilities, the security fuses must not be programmed. (Refer to "User Security" section on page 1-5 for the security fuses of 40MX and 42MX devices). Table 1-2 on page 1-7 summarizes the possible device configurations for probing.

PRA and PRB pins are dual-purpose pins. When the "Reserve Probe Pin" is checked in the Designer software, PRA and PRB pins are reserved as dedicated outputs for probing. If PRA and PRB pins are required as user I/Os to achieve successful layout and "Reserve Probe Pin" is checked, the layout tool will override the option and place user I/Os on PRA and PRB pins.

1-6 v3.1






Figure 1-11 • Silicon Explorer II Setup with 40MX




Figure 1-12 • Silicon Explorer II Setup with 42MX

Table 1-2 • Device Configuration Options for Probe Capability

Security Fuse(s) Programmed	MODE	PRA, PRB ¹	SDI, SDO, DCLK ¹
No	LOW	User I/Os ²	User I/Os ²
No	HIGH	Probe Circuit Outputs	Probe Circuit Inputs
Yes	-	Probe Circuit Secured	Probe Circuit Secured

Notes:

- 1. Avoid using SDI, SDO, DCLK, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.
- 2. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. See the "Pin Descriptions" section on page 1-45 for information on unused I/O pins.

Design Consideration

It is recommended to use a series 70Ω termination resistor on every probe connector (SDI, SDO, MODE, DCLK, PRA and PRB). The 70Ω series termination is used to prevent data transmission corruption during probing and reading back the checksum.

IEEE Standard 1149.1 Boundary Scan Test (BST) Circuitry

Automotive-grade 42MX24 and 42MX36 devices are compatible with IEEE Standard 1149.1 (informally known as Joint Testing Action Group Standard or JTAG), which defines a set of hardware architecture and mechanisms for cost-effective, board-level testing. The basic MX boundary-scan logic circuit is composed of the TAP (test access port), TAP controller, test data registers and instruction register (Figure 1-13). This circuit supports all mandatory IEEE 1149.1 instructions (EXTEST, SAMPLE/PRELOAD and BYPASS) and some optional instructions. Table 1-3 on page 1-9 describes the ports that control JTAG testing, while Table 1-4 on page 1-9 describes the test instructions supported by these MX devices.

Each test section is accessed through the TAP, which has four associated pins: TCK (test clock input), TDI and TDO (test data input and output), and TMS (test mode selector).

The TAP controller is a four-bit state machine. The '1's and '0's represent the values that must be present at TMS at a rising edge of TCK for the given state transition to occur. IR and DR indicate that the instruction register or the data register is operating in that state.

The TAP controller receives two control inputs (TMS and TCK) and generates control and clock signals for the rest of the test logic architecture. On power-up, the TAP controller enters the Test-Logic-Reset state. To guarantee a reset of the controller from any of the possible states, TMS must remain high for five TCK cycles.

Automotive-grade 42MX24 and 42MX36 devices support three types of test data registers: bypass, device identification, and boundary scan. The bypass register is selected when no other register needs to be accessed in a device. This speeds up test data transfer to other devices in a test data path. The 32-bit device identification register is a shift register with four fields (lowest significant byte (LSB), ID number, part number and version). The boundary-scan register observes and controls the state of each I/O pin.

Each I/O cell has three boundary-scan register cells, each with a serial-in, serial-out, parallel-in, and parallel-out pin. The serial pins are used to serially connect all the boundary-scan register cells in a device into a boundary-scan register chain, which starts at the TDI pin and ends at the TDO pin. The parallel ports are connected to the internal core logic tile and the input, output and control ports of an I/O buffer to capture and load data into the register to control or observe the logic state of each I/O.




Figure 1-13 • 42MX IEEE 1149.1 Boundary Scan Circuitry

1-8 v3.1

Table 1-3 • Test Access Port Descriptions

Port	Description
TMS (Test Mode Select)	Serial input for the test logic control bits. Data is captured on the rising edge of the test logic clock (TCK)
TCK (Test Clock Input)	Dedicated test logic clock used serially to shift test instruction, test data, and control inputs on the rising edge of the clock, and serially to shift the output data on the falling edge of the clock. The maximum clock frequency for TCK is 20 MHz
TDI (Test Data Input)	Serial input for instruction and test data. Data is captured on the rising edge of the test logic clock
TDO (Test Data Output)	Serial output for test instruction and data from the test logic. TDO is set to an Inactive Drive state (high impedance) when data scanning is not in progress

Table 1-4 • Supported BST Public Instructions

Instruction	IR Code [2:0]	Instruction Type	Description
EXTEST	000	Mandatory	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins
SAMPLE/PRELOAD	001	Mandatory	Allows a snapshot of the signals at the device pins to be captured and examined during operation
HIGH Z	101	Optional	Tristates all I/Os to allow external signals to drive pins. Please refer to the IEEE Standard 1149.1 specification for details
CLAMP	110	Optional	Allows state of signals driven from component pins to be determined from the Boundary-Scan Register. Please refer to the IEEE Standard 1149.1 specification for details
BYPASS	111	Mandatory	Enables the bypass register between the TDI and TDO pins. The test data passes through the selected device to adjacent devices in the test chain

JTAG Mode Activation

The JTAG test logic circuit is activated in the Designer software by selecting Tools and then Device Selection. This brings up the Device Selection dialog box as shown in Figure 1-14. The JTAG test logic circuit can be enabled by clicking the "Reserve JTAG Pins" check box. Table 1-5 explains the pins' behavior in either mode.



Figure 1-14 • Device Selection Wizard

Table 1-5 • Boundary Scan Pin Configuration and Functionality

Reserve JTAG	Checked	Unchecked
TCK	BST input; must be terminated to logical HIGH or LOW to avoid floating	User I/O
TDI, TMS	BST input; may float or be tied to HIGH. TDI may be tied to TDO of another device	User I/O
TDO	BST output; may float or be connected to TDI of another device	User I/O

TRST Pin and TAP Controller Reset

An active reset (TRST) pin is not supported; however, MX devices contain power-on circuitry that resets the boundary-scan circuitry upon power-up. Also, the TMS pin is equipped with an internal pull-up resistor. This allows the TAP controller to remain in or return to the Test-Logic-Reset state when there is no input or when a logical 1 is on the TMS pin. To reset the controller, TMS must be HIGH for at least five TCK cycles.

Boundary Scan Description Language (BSDL) File

Conforming to the IEEE Standard 1149.1 requires that the operation of the various JTAG components be documented. The BSDL file provides the standard format to describe the JTAG components that can be used by automatic test equipment software. The file includes the instructions that are supported, instruction-bit pattern, and the boundary-scan chain order. For an in-depth discussion on BSDL files, please refer to *Actel BSDL Files Format Description* application note.

Actel BSDL files are grouped into two categories—generic and device-specific. The generic files assign all user I/Os as inouts. Device-specific files assign user I/Os as inputs, outputs, or inouts.

Generic files for MX devices are available on Actel's website at http://www.actel.com/techdocs/models/bsdl.html.

1-10 v3.1



Development Tool Support

The automotive-grade MX family of FPGAs is fully supported by both Actel's Libero™ Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment, Libero IDE includes Synplify® for Actel from Synplicity®, ViewDraw for Actel from Mentor Graphics, ModelSim™ HDL Simulator from Mentor Graphics®, WaveFormer Lite™ from SynaptiCAD™, and Designer software from Actel. Refer to the *Libero IDE flow* (located on Actel's website) diagram for more information.

Actel's Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the ACTgen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and UNIX operating systems.

Related Documents

Application Notes

Actel BSDL Files Format Description www.actel.com/documents/BSDLformat_AN.pdf Programming Antifuse Devices

http://www.actel.com/documents/ AntifuseProgram_AN.pdf

Actel's Implementation of Security in Actel Antifuse FPGAs

www.actel.com/documents/Antifuse_Security_AN.pdf

User's Guides and Manuals

Antifuse Macro Library Guide
www.actel.com/documents/libguide_UG.pdf
Silicon Sculptor II
www.actel.com/techdocs/manuals/default.asp#programmers

Miscellaneous

Libero IDE Flow Diagram www.actel.com/products/tools/libero/flow.html

5.0V Operating Conditions

Absolute Maximum Ratings*

Free Air Temperature Range

Symbol	Parameter	Limits	Units	
$V_{CC}N_{CCA}N_{CCI}$	DC Supply Voltage	-0.5 to +6.5	V	
V _I	Input Voltage	-0.5 to V_{CC} +0.5	V	
V _O	Output Voltage	-0.5 to V _{CC} +0.5	V	
T _{STG}	Storage Temperature	-65 to +150	°C	

Note: *Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the Recommended Operating Conditions.

Recommended Operating Conditions

Parameter	Automotive ¹	Units
Temperature Range ²	-40 to +125	°C
V _{CCI}	4.75 to 5.25	V
V_{CCA}	4.75 to 5.25	V
V _{CC}	4.75 to 5.25	V

Notes:

- 1. Automotive grade parts (A grade) devices are tested at room temperature to specifications that have been guard banded based on characterization across the recommended operating conditions. A-grade parts are not tested at extended temperatures. If testing to ensure guaranteed operation at extended temperatures is required, please contact your local Actel Sales office to discuss testing options available.
- 2. Ambient temperature (T_A)

Electrical Specifications

			Automo	otive	Units
Symbol	Parameter	Conditions	Min.	Max.	Units
V _{OH} ¹	Output High Voltage	$(I_{OH} = -4 \text{ mA})$	3.1		V
V _{OL} ¹	Output Low Voltage	$(I_{OL} = 4 \text{ mA})$		0.4	V
V _{IL}	Input Low Voltage			0.6	V
V _{IH}	Input High Voltage		2.1		V
I_{IL} , I_{IH}	Input Leakage Current		-20	20	μΑ
I _{OZ}	Tristate Output Leakage Current		-20	20	μΑ
t _R , t _F	Input Transition Time			250	ns
C _{IO}	I/O Capacitance			10	pF
I _{CC} ²	Standby Current			35	mA
I _{IO}	I/O source sink current	Can be derived from	the IBIS model (http://\	www.actel.com/ted	hdocs/models/ibis.html)

Notes:

- 1. Only one output tested at a time. $V_{CC}/V_{CCI} = min$.
- 2. All outputs unloaded. All inputs = $V_{CCI}V_{CCI}$ or GND.

1-12 v3.1



Power Dissipation

General Power Equation

$$P = [I_{CC} standby + I_{CC} active] * V_{CCI} + I_{OL} * V_{OL} * N$$
$$+ I_{OH} * (V_{CCI} - V_{OH}) * M$$

where:

I_{CC}standby is the current flowing when no inputs or outputs are changing.

 I_{CC} active is the current flowing due to CMOS switching.

I_{OL}, I_{OH} are TTL sink/source currents.

V_{OL}, V_{OH} are TTL level output voltages.

N equals the number of outputs driving TTL loads to V_{OL} .

M equals the number of outputs driving TTL loads to V_{OH} .

Accurate values for N and M are difficult to determine because they depend on the family type, on design details, and on the system I/O. The power can be divided into two components: static and active.

Static Power Component

Actel FPGAs have small static power components that result in power dissipation lower than PALs or CPLDs. By integrating multiple PALs/CPLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.

The power due to standby current is typically a small component of the overall power.

The static power dissipation by TTL loads depends on the number of outputs driving HIGH or LOW, and on the DC load current. Again, this number is typically small. For instance, a 32-bit bus sinking 4 mA at 0.33V will generate 42 mW with all outputs driving LOW, and 140 mW with all outputs driving HIGH. The actual dissipation will average somewhere in between, as I/Os switch states with time.

Active Power Component

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency-dependent and a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

The power dissipated by a CMOS circuit can be expressed by the equation:

Power (
$$\mu$$
W) = C_{EQ} * V_{CCA}² * F
$$EQ 1-1$$

where:

C_{EQ} = Equivalent capacitance expressed in picofarads (pF)

 V_{CCA} = Power supply in volts (V)

F = Switching frequency in megahertz (MHz)

Equivalent Capacitance

Equivalent capacitance is calculated by measuring I_{CC} active at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of V_{CC} . Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown on the following page.

CEO Values for Actel MX FPGAs

Modules (C _{EQM})	3.5
Input Buffers (C _{EQI})	6.9
Output Buffers (C _{EQO})	18.2
Routed Array Clock Buffer Loads (CFOCR)	1.4

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. The equation below shows a piece-wise linear summation over all components.

$$\begin{aligned} \text{Power} &= \text{V}_{\text{CCA}}^2 * [(\text{m x C}_{\text{EQM}} * \text{f}_{\text{m}})_{\text{Modules}} + \\ &(\text{n * C}_{\text{EQI}} * \text{f}_{\text{n}})_{\text{Inputs}} + (\text{p * (C}_{\text{EQO}} + \text{C}_{\text{L}}) * \text{f}_{\text{p}})_{\text{outputs}} + \\ 0.5 * (\text{q}_1 * \text{C}_{\text{EQCR}} * \text{f}_{\text{q}1})_{\text{routed}} \\ &(\text{Clk}_1 + (\text{r}_1 * \text{f}_{\text{q}1})_{\text{routed}})_{\text{Clk}_2} + (\text{r}_2 * \text{f}_{\text{q}2})_{\text{routed}} \\ &(\text{Clk}_2 * \text{C}_{\text{EQCR}} * \text{f}_{\text{q}2})_{\text{routed}} \\ \end{aligned}$$

EO 1-2

 f_{q1} f_{q2}

where:		
m	=	Number of logic modules switching at frequency $\boldsymbol{f}_{\boldsymbol{m}}$
n	=	Number of input buffers switching at frequency $\boldsymbol{f}_{\boldsymbol{n}}$
р	=	Number of output buffers switching at frequency $\boldsymbol{f}_{\boldsymbol{p}}$
q ₁	=	Number of clock loads on the first routed array clock
q ₂	=	Number of clock loads on the second routed array clock
r ₁	=	Fixed capacitance due to first routed array clock
r_2	=	Fixed capacitance due to second routed array clock
C_{EQM}	=	Equivalent capacitance of logic modules in pF
C_{EQI}	=	Equivalent capacitance of input buffers in pF
C_{EQO}	=	Equivalent capacitance of output buffers in pF
C_{EQCR}	=	Equivalent capacitance of routed array clock in pF
C_L	=	Output load capacitance in p
f_{m}	=	Average logic module switching rate in MHz
f_n	=	Average input buffer switching rate in MHz
f_p	=	Average output buffer switching rate in MHz
f_{q1}	=	Average first routed array clock rate in MHz

Fixed Capacitance Values for MX FPGAs (pF)

Device Type	r1 routed_Clk1	r2 routed_Clk2
A40MX02	41.4	N/A
A40MX04	68.6	N/A
A42MX09	118	118
A42MX16	165	165
A42MX24	185	185
A42MX36	220	220

Determining Average Switching Frequency

To determine the switching frequency for a design, the data input values to the circuit must be clearly understood. The following guidelines represent worstcase scenarios; these can be used to generally predict the upper limits of power dissipation.

Logic Modules (m)	=	80% of Combinatorial Modules
Inputs Switching (n)	=	# of Inputs/4
Outputs Switching (p)	=	# of Outputs/4
First Routed Array Clock Loads (q ₁)	=	40% of Sequential Modules
Second Routed Array Clock Loads (q ₂)	=	40% of Sequential Modules
Load Capacitance (C _L)	=	35 pF
Average Logic Module Switching Rate (f_m)	=	F/10
Average Input Switching Rate (f _n)	=	F/5
Average Output Switching Rate (f _p)	=	F/10
Average First Routed Array Clock Rate (f_{q1})	=	F
Average Second Routed Array Clock Rate (f_{q2})	=	F/2

1-14 v3.1

= Average second routed array clock rate in MHz



Junction Temperature

The temperature variable in the Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. EQ 1-3 can be used to calculate junction temperature.

Junction Temperature =
$$\Delta T + T_a(1)$$

EQ 1-3

Where:

T_a = Ambient Temperature

 ΔT = Temperature gradient between junction (silicon) and ambient

$$\Delta T = \theta_{ja} * P$$

P = Power

 θ_{ja} = Junction to ambient of package. θ_{ja} numbers are located in the "Package Thermal Characteristics" section.

Package Thermal Characteristics

The device junction-to-case thermal characteristic is θ_{jc} , and the junction-to-ambient air characteristic is θ_{ja} . The thermal characteristics for θ_{ja} are shown with two different air flow rates.

Maximum junction temperature is 150°C.


A sample calculation of the absolute maximum power dissipation allowed for a PQFP 160-pin package at automotive temperature is as follows:

$$\frac{\text{Max. junction temp. (°C) - Max. automotive temp.}}{\theta_{ia}} = \frac{150^{\circ}\text{C} - 125^{\circ}\text{C}}{26.2^{\circ}\text{C/W}} = 0.95W$$

Table 1-6 • Package Thermal Characteristics


				$\theta_{\sf ja}$		
Plastic Packages	Pin Count	$\theta_{ extsf{jc}}$	Still Air	1.0 m/s 200 ft./min.	2.5 m/s 500 ft./min.	Units
Plastic Quad Flat Pack	100	12.0	27.8	23.4	21.2	°C/W
Plastic Quad Flat Pack	160	10.0	26.2	22.8	21.1	°C/W
Plastic Quad Flat Pack	208	8.0	26.1	22.5	20.8	°C/W
Plastic Quad Flat Pack	240	8.5	25.6	22.3	20.8	°C/W
Plastic Leaded Chip Carrier	68	13.0	25.0	21.0	19.4	°C/W
Plastic Leaded Chip Carrier	84	12.0	22.5	18.9	17.6	°C/W
Thin Plastic Quad Flat Pack	176	11.0	24.7	19.9	18.0	°C/W
Very Thin Plastic Quad Flat Pack	80	12.0	38.2	31.9	29.4	°C/W
Very Thin Plastic Quad Flat Pack	100	10.0	35.3	29.4	27.1	°C/W

Timing Information



Note: * Values are shown for 40MX at worst-case 5.0V automotive conditions.

Figure 1-15 • 40MX Timing Model*




Notes:

*Values are shown for A42MX09 at worst-case 5.0V automotive conditions. † Input module predicted routing delay

Figure 1-16 • 42MX Timing Model*

1-16 v3.1





Notes:

 * Values are shown for A42MX36 at worst-case 5.0V automotive conditions. † Load-dependent

Figure 1-17 • A42MX36 Timing Model (Logic Functions using Quadrant Clocks)*

Input Delays I/O Module t_{INPY} = 1.7 ns $t_{IRD1} = 3.3 \text{ ns}$ \square D Q G Predicted I/O Module $t_{INSU} = 0.8 \text{ ns}$ $t_{INH} = 0.0 \text{ ns}$ $t_{INGO} = 2.4 \text{ ns}$ Routing t_{DLH} = 4.3 ns Delays WD [7:0] RD [7:0] $t_{RD1} = 1.6 \text{ ns}$ **RDAD** [5:0] WRAD [5:0] D REN **BLKEN** WEN WCLK G **RCLK** $t_{ADSU} = 2.7 \text{ ns}$ $t_{ADH} = 0.0 \text{ ns}$ $t_{RENSU} = 1.0 \text{ ns}$ $t_{RCO} = 5.7 \text{ ns}$ $t_{ADSU} = 2.7 \text{ ns}$ $t_{ADH} = 0.0 \text{ ns}$ $t_{WENSU} = 4.5 \text{ ns}$ $t_{BENS} = 4.6 \text{ ns}$ $t_{GHL} = 5.0 \text{ ns}$ $t_{LSU} = 0.8 \text{ ns}$ $t_{LH} = 0.0 \text{ ns}$ Array Clocks $F_{MAX} = 123 \text{ MHz}$

Note: *Values are shown for A42MX36 at worst-case 5.0V automotive conditions.

Figure 1-18 • A42MX36 Timing Model (SRAM Functions)*

1-18 v3.1



Parameter Measurement






Figure 1-19 • Output Buffer Delays





Figure 1-20 • AC Test Loads

Sequential Timing Characteristics







Figure 1-21 • Input Buffer Delays

Figure 1-22 • Module Delays



Note: D represents all data functions involving A. B. and S for multiplexed flip-flops.

Figure 1-23 • Flip-Flops and Latches

1-20 v3.1








Figure 1-25 • Output Buffer Latches




Figure 1-24 • Input Buffer Latches

Decode Module Timing




Figure 1-26 • Decode Module Timing





Figure 1-27 • SRAM Timing Characteristics

1-22 v3.1




Dual-Port SRAM Timing Waveforms



Note: Identical timing for falling edge clock.

Figure 1-28 • 42MX SRAM Write Operation



Note: Identical timing for falling edge clock.

Figure 1-29 • 42MX SRAM Synchronous Read Operation

RDAD[5:0] RDAD[5:0] RD[7:0] (Read Address Controlled) tRDADV ADDR1 ADDR2 tDOH Data 1 Data 2

Figure 1-30 • 42MX SRAM Asynchronous Read Operation—Type 1




Figure 1-31 • 42MX SRAM Asynchronous Read Operation—Type 2

1-24 v3.1



Predictable Performance: Tight Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer routing tracks.

The MX FPGAs deliver a tight fanout delay distribution, which is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Actel's patented antifuse offers a very low resistive/ capacitive interconnect. The antifuses, fabricated in 0.45 μ lithography, offer nominal levels of 100 Ω resistance and 7.0 femtofarad (fF) capacitance per antifuse.

MX fanout distribution is also tight due to the low number of antifuses required for each interconnect path. The proprietary architecture limits the number of antifuses per path to a maximum of four, with 90 percent of interconnects using only two antifuses.

Timing Characteristics

Device timing characteristics fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all MX devices. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after place-and-route of the user's design is complete. Delay values may then be determined by using the Timer tool in the Designer software or by performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays in this datasheet apply to typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing critical paths. Critical nets are determined by net property assignment in Actel's Designer software prior to placement and routing. Up to 6% of the nets in a design may be designated as critical.

Long Tracks

Some nets in the design use long tracks, which are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections, which increase capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks add approximately a 3 ns to a 6 ns delay, which is represented statistically in higher fanout (FO=8) routing delays in the datasheet specifications section beginning on page 1-16.

Timing Derating


MX devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature and worst-case processing.

Temperature and Voltage Derating Factors

Table 1-7 • 42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 125^{\circ}C$, $V_{CCA}/V_{CCI} = 4.75V$)

42MX				Temperature			
Voltage	-55°C	−40°C	0°C	25°C	70°C	85°C	125°C
4.75	0.66	0.67	0.74	0.78	0.89	0.91	1.00
5.00	0.64	0.65	0.72	0.75	0.87	0.89	0.97
5.25	0.62	0.64	0.70	0.73	0.84	0.86	0.94

42MX Derating Factor (Normalized to $T_J = 125$ °C, $V_{CCA}/V_{CCI} = 4.75V$)



Note: This derating factor applies to all routing and propagation delays.

Figure 1-32 • 42MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 125^{\circ}C$, $V_{CCA}/V_{CCI} = 4.75V$)


1-26 v3.1



Table 1-8 • 40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 125^{\circ}C$, $V_{CC} = 4.75V$)

40MX				Temperature			
Voltage	-55°C	−40°C	0°C	25°C	70°C	85°C	125°C
4.75	0.62	0.64	0.71	0.75	0.86	0.90	1.00
5.00	0.60	0.62	0.69	0.73	0.84	0.88	0.97
5.25	0.58	0.60	0.67	0.71	0.82	0.85	0.94

40MX Derating Factor (Normalized to $T_J = 125$ °C, $V_{CC} = 4.75V$)



Note: This derating factor applies to all routing and propagation delays.

Figure 1-33 • 40MX Junction Temperature and Voltage Derating Curves (Normalized to T_J = 125°C, V_{CC} 4.75V)

Timing Characteristics

The timing numbers in the datasheet represent sample timing characteristics of the devices. Refer to the Timer tool in the Designer software for design-specific timing information.

Table 1-9 • A40MX02 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $V_{CC} = 4.75V$, $T_J = 125^{\circ}C$

		Std.	Speed	
Parameter	Description	Min.	Max.	Units
Logic Modul	e Propagation Delays ¹			
t _{PD1}	Single Module		2.2	ns
t _{PD2}	Dual-Module Macros		4.7	ns
t _{co}	Sequential Clock-to-Q		2.2	ns
t _{GO}	Latch G-to-Q		2.2	ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q		2.2	ns
Logic Modul	e Predicted Routing Delays ¹			
t _{RD1}	FO=1 Routing Delay		2.3	ns
t _{RD2}	FO=2 Routing Delay		3.2	ns
t _{RD3}	FO=3 Routing Delay		4.2	ns
t _{RD4}	FO=4 Routing Delay		5.1	ns
t _{RD8}	FO=8 Routing Delay		8.8	ns
Logic Modul	e Sequential Timing ²			
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up	5.4		ns
t _{HD} 3	Flip-Flop (Latch) Data Input Hold	0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	5.4		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse	5.8		ns
t _{WASYN}	Flip-Flop (Latch)	5.8		ns
t _A	Flip-Flop Clock Input Period	8.7		ns
f _{MAX}	Flip-Flop (Latch) Clock Frequency		116	MHz
Input Modul	e Propagation Delays			
t _{INYH}	Pad-to-Y HIGH		1.3	ns
t _{INYL}	Pad-to-Y LOW		1.2	ns
	e Predicted Routing Delays ¹			
t _{IRD1}	FO=1 Routing Delay		3.7	ns
t _{IRD2}	FO=2 Routing Delay		4.6	ns
t _{IRD3}	FO=3 Routing Delay		5.6	ns
t _{IRD4}	FO=4 Routing Delay		6.5	ns
t _{IRD8}	FO=8 Routing Delay		10.2	ns

Notes:

- 1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 2. Setup times assume a fanout of 3. Further testing information can be obtained from the Timer tool.
- 3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool in Designer to check the hold time for this macro.
- 4. Delays based on 35 pF loading.

1-28 v3.1



Table 1-9 • A40MX02 Timing Characteristics (Nominal 5.0V Operation)
Worst-Case Automotive Conditions, V_{CC} = 4.75V, T_J = 125°C (Continued)

			Std. :	Speed	
Parameter	Description		Min.	Max.	Units
Global Clock	Networks				
t _{CKH}	Input Low to HIGH	FO = 16		8.1	ns
		FO = 128		8.1	ns
t_{CKL}	Input High to LOW	FO = 16		8.6	ns
		FO = 128		8.6	ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 16	3.9		ns
		FO = 128	4.2		ns
t _{PWL}	Minimum Pulse Width LOW	FO = 16	3.9		ns
		FO = 128	4.2		ns
t _{CKSW}	Maximum Skew	FO = 16		0.7	ns
		FO = 128		0.9	ns
t _P	Minimum Period	FO = 16	8.3		ns
		FO = 128	8.7		ns
f_{MAX}	Maximum Frequency	FO = 16		120	MHz
		FO = 128		0.7 0.9	MHz
TTL Output I	Module Timing ⁴				
t _{DLH}	Data-to-Pad HIGH			5.9	ns
t_{DHL}	Data-to-Pad LOW			7.1	ns
t _{ENZH}	Enable Pad Z to HIGH			6.7	ns
t _{ENZL}	Enable Pad Z to LOW			8.3	ns
t _{ENHZ}	Enable Pad HIGH to Z			14.1	ns
t _{ENLZ}	Enable Pad LOW to Z			10.4	ns
d_{TLH}	Delta LOW to HIGH			0.03	ns/pF
d_THL	Delta HIGH to LOW			0.05	ns/pF

Notes:

- 1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 2. Setup times assume a fanout of 3. Further testing information can be obtained from the Timer tool.
- 3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool in Designer to check the hold time for this macro.
- 4. Delays based on 35 pF loading.

40MX and 42MX Automotive FPGA Families

Table 1-10 • A40MX04 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $V_{CC} = 4.75V$, $T_J = 125^{\circ}C$

		Std.	Speed	
Parameter	Description	Min.	2.2 4.7 2.2 2.2 2.2 2.4 3.4 4.3 5.2 9.0	Units
Logic Modu	ule Propagation Delays ¹			
t _{PD1}	Single Module		2.2	ns
t _{PD2}	Dual-Module Macros		4.7	ns
t _{CO}	Sequential Clock-to-Q		2.2	ns
t_{GO}	Latch G-to-Q		2.2	ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q		2.2	ns
Logic Modu	ıle Predicted Routing Delays ¹			
t _{RD1}	FO=1 Routing Delay		2.4	ns
t _{RD2}	FO=2 Routing Delay		3.4	ns
t _{RD3}	FO=3 Routing Delay		4.3	ns
t _{RD4}	FO=4 Routing Delay		5.2	ns
t _{RD8}	FO=8 Routing Delay		9.0	ns
Logic Modu	ıle Sequential Timing ²			
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up	5.4		ns
t _{HD} ³	Flip-Flop (Latch) Data Input Hold	0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	5.4		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse	5.8		ns
t _{WASYN}	Flip-Flop (Latch)	5.8		ns
t_A	Flip-Flop Clock Input Period	8.7		ns
f_{MAX}	Flip-Flop (Latch) Clock Frequency		116	MHz
Input Modu	ule Propagation Delays			
t _{INYH}	Pad-to-Y HIGH		1.3	ns
t _{INYL}	Pad-to-Y LOW		1.2	ns
Input Modu	ule Predicted Routing Delays ¹			
t _{IRD1}	FO=1 Routing Delay		3.7	ns
t _{IRD2}	FO=2 Routing Delay		4.6	ns
t _{IRD3}	FO=3 Routing Delay		5.6	ns
t _{IRD4}	FO=4 Routing Delay		6.5	ns
t _{IRD8}	FO=8 Routing Delay		10.2	ns

Notes:

- 1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 2. Setup times assume a fanout of 3. Further testing information can be obtained from the Timer tool.
- 3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool in Designer to check the hold time for this macro.
- 4. Delays based on 35 pF loading.

1-30 v3.1



Table 1-10 • A40MX04 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $V_{CC} = 4.75V$, $T_J = 125^{\circ}C$

			Std. 9	Speed	
Parameter	Description		Min.	Max.	Units
Global Cloc	k Network				
t _{CKH}	Input Low to HIGH	FO = 16		8.2	ns
		FO = 128		8.2	ns
t _{CKL}	Input High to LOW	FO = 16		8.7	ns
		FO = 128		8.7	ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 16	3.9		ns
		FO = 128	4.2		ns
t _{PWL}	Minimum Pulse Width LOW	FO = 16	3.9		ns
		FO = 128	4.2		ns
t _{CKSW}	Maximum Skew	FO = 16		0.7	ns
		FO = 128		0.9	ns
t _P	Minimum Period	FO = 16	8.3		ns
		FO = 128	8.7		ns
f_{MAX}	Maximum Frequency	FO = 16		120	MHz
		FO = 128		116	MHz
TTL Output	Module Timing ⁴				
t _{DLH}	Data-to-Pad HIGH			5.9	ns
t _{DHL}	Data-to-Pad LOW			7.1	ns
t _{ENZH}	Enable Pad Z to HIGH			6.7	ns
t _{ENZL}	Enable Pad Z to LOW			8.3	ns
t _{ENHZ}	Enable Pad HIGH to Z			14.1	ns
t _{ENLZ}	Enable Pad LOW to Z			10.4	ns
d_{TLH}	Delta LOW to HIGH			0.03	ns/pF
d_{THL}	Delta HIGH to LOW			0.05	ns/pF

Notes:

- 1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 2. Setup times assume a fanout of 3. Further testing information can be obtained from the Timer tool.
- 3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool in Designer to check the hold time for this macro.
- 4. Delays based on 35 pF loading.

40MX and 42MX Automotive FPGA Families

Table 1-11 • A42MX09 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, V_{CCA} = 4.75V, T_J = 125°C

Parameter	Description	Std. Speed		
		Min.	Max.	Units
Logic Module	e Propagation Delays ¹			
t _{PD1}	Single Module		2.0	ns
t _{CO}	Sequential Clock-to-Q		2.1	ns
t _{GO}	Latch G-to-Q		2.0	ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q		2.4	ns
Logic Module	e Predicted Routing Delays ²			
t _{RD1}	FO=1 Routing Delay		1.1	ns
t _{RD2}	FO=2 Routing Delay		1.6	ns
t _{RD3}	FO=3 Routing Delay		1.9	ns
t _{RD4}	FO=4 Routing Delay		2.2	ns
t _{RD8}	FO=8 Routing Delay		3.8	ns
Logic Module	e Sequential Timing ^{3, 4}			
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up	0.4		ns
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.6		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	4.8		ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	6.3		ns
t_A	Flip-Flop Clock Input Period	4.8		ns
t _{INH}	Input Buffer Latch Hold	0.0		ns
t _{INSU}	Input Buffer Latch Set-Up	0.4		ns
t _{OUTH}	Output Buffer Latch Hold	0.0		ns
t _{OUTSU}	Output Buffer Latch Set-Up	0.4		ns
f_{MAX}	Flip-Flop (Latch) Clock Frequency		174	MHz
Input Module	e Propagation Delays			
t _{INYH}	Pad-to-Y HIGH		1.8	ns
t _{INYL}	Pad-to-Y LOW		1.3	ns
tl _{NGH}	G to Y HIGH		2.1	ns
t _{INGL}	G to Y LOW		2.1	ns

Notes:

- 1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
- 4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading.

1-32 v3.1



Table 1-11 • A42MX09 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $V_{CCA} = 4.75V$, $T_J = 125^{\circ}C$

			Std. 9	Speed	
Parameter	Description	ı	Min.	Max.	Units
Input Modul	e Predicted Routing Delays ²				
t _{IRD1}	FO=1 Routing Delay			3.4	ns
t _{IRD2}	FO=2 Routing Delay			3.8	ns
t _{IRD3}	FO=3 Routing Delay			4.2	ns
t _{IRD4}	FO=4 Routing Delay			4.6	ns
t _{IRD8}	FO=8 Routing Delay			6.2	ns
Global Clock	Network				
t _{CKH}	Input Low to HIGH	FO = 32		4.0	ns
		FO = 256		4.5	ns
t_{CKL}	Input High to LOW	FO = 32		5.8	ns
		FO = 256		6.4	ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	2.0		ns
		FO = 256	2.2		ns
t _{PWL}	Minimum Pulse Width LOW	FO = 32	2.0		ns
		FO = 256	2.2		ns
t _{CKSW}	Maximum Skew	FO = 32		0.6	ns
		FO = 256		0.6	ns
t _{SUEXT}	Input Latch External Setup	FO = 32	0.0		ns
		FO = 256	0.0		ns
t _{HEXT}	Input Latch External Hold	FO = 32	3.9		ns
		FO = 256	4.4		ns
t _P	Minimum Period	FO = 32	5.3		ns
		FO = 256	5.8		ns
f_{MAX}	Maximum Frequency	FO = 32		192	MHz
		FO = 256		174	MHz
TTL Output I	Module Timing ⁵				
t _{DLH}	Data-to-Pad HIGH			4.0	ns
t _{DHL}	Data-to-Pad LOW			4.8	ns
t _{ENZH}	Enable Pad Z to HIGH			4.4	ns

Notes:

- 1. For dual-module macros, use $t_{PD1}+t_{RD1}+t_{PDn}$, $t_{CO}+t_{RD1}+t_{PDn}$, or $t_{PD1}+t_{RD1}+t_{SUD}$, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
- 4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading.

v3.1 1-33

Table 1-11 • A42MX09 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $V_{CCA} = 4.75V$, $T_J = 125^{\circ}C$

		Std. Speed		
Parameter	Description	Min.	Max.	Units
t _{ENZL}	Enable Pad Z to LOW		4.8	ns
t _{ENHZ}	Enable Pad HIGH to Z		8.2	ns
t _{ENLZ}	Enable Pad LOW to Z		8.9	ns
t _{GLH}	G-to-Pad HIGH		4.3	ns
t _{GHL}	G-to-Pad LOW		4.3	ns
t _{LSU}	I/O Latch Set-Up	8.0		ns
t _{LH}	I/O Latch Hold	0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		8.6	ns
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading		12.2	ns
d_{TLH}	Capacity Loading, LOW to HIGH		0.04	ns/pF
d_{THL}	Capacity Loading, HIGH to LOW		0.06	ns/pF

Notes:

- 1. For dual-module macros, use $t_{PD1}+t_{RD1}+t_{PDn}$, $t_{CO}+t_{RD1}+t_{PDn}$, or $t_{PD1}+t_{RD1}+t_{SUD}$, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
- 4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading.

1-34 v3.1



Table 1-12 • A42MX16 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $V_{CCA} = 4.75V$, $T_J = 125^{\circ}C$

		Std. Speed		
Parameter	Description	Min.	Мах.	Units
Logic Modul	e Propagation Delays ¹			
t _{PD1}	Single Module		2.2	ns
t_{CO}	Sequential Clock-to-Q		2.4	ns
t_{GO}	Latch G-to-Q		2.2	ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q		2.6	ns
Logic Modul	e Predicted Routing Delays ²			
t _{RD1}	FO=1 Routing Delay		1.3	ns
t _{RD2}	FO=2 Routing Delay		1.7	ns
t _{RD3}	FO=3 Routing Delay		2.1	ns
t _{RD4}	FO=4 Routing Delay		2.6	ns
t _{RD8}	FO=8 Routing Delay		4.3	ns
Logic Modul	e Sequential Timing ^{3,4}			
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up	0.6		ns
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	1.1		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	5.6		ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	7.4		ns
t_A	Flip-Flop Clock Input Period	11.3		ns
t _{INH}	Input Buffer Latch Hold	0.0		ns
t _{INSU}	Input Buffer Latch Set-Up	0.8		ns
t _{OUTH}	Output Buffer Latch Hold	0.0		ns
t _{OUTSU}	Output Buffer Latch Set-Up	0.8		ns
f_{MAX}	Flip-Flop (Latch) Clock Frequency		139	MHz
Input Modul	le Propagation Delays			
t _{INYH}	Pad-to-Y HIGH		1.8	ns
t _{INYL}	Pad-to-Y LOW		1.3	ns
t _{INGH}	G to Y HIGH		2.4	ns
t _{INGL}	G to Y LOW		2.4	ns

Notes:

- 1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, point and position whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
- 4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading.

v3.1 1-35

Table 1-12 • A42MX16 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $V_{CCA} = 4.75V$, $T_J = 125^{\circ}C$

			Std.	Speed	
Parameter	Description		Min.	Мах.	Units
Input Modu	le Predicted Routing Delays ²				
t _{IRD1}	FO=1 Routing Delay			3.0	ns
t _{IRD2}	FO=2 Routing Delay			3.5	ns
t _{IRD3}	FO=3 Routing Delay			3.9	ns
t_{IRD4}	FO=4 Routing Delay			4.4	ns
t _{IRD8}	FO=8 Routing Delay			6.1	ns
Global Clo	k Network				
t _{CKH}	Input Low to HIGH	FO = 32		4.4	ns
		FO = 384		4.8	ns
t_{CKL}	Input High to LOW	FO = 32		6.3	ns
		FO = 384		7.4	ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	5.3		ns
		FO = 384	6.1		ns
t _{PWL}	Minimum Pulse Width LOW	FO = 32	5.3		ns
		FO = 384	6.1		ns
t _{CKSW}	Maximum Skew	FO = 32		0.6	ns
		FO = 384		0.6	ns
t _{SUEXT}	Input Latch External Setup	FO = 32	0.0		ns
		FO = 384	0.0		ns
t _{HEXT}	Input Latch External Hold	FO = 32	4.6		ns
		FO = 384	5.3		ns
t _P	Minimum Period	FO = 32	6.5		ns
		FO = 384	7.2		ns
f_{MAX}	Maximum Frequency	FO = 32		153	MHz
		FO = 384		139	MHz
TTL Output	Module Timing ⁵				
t _{DLH}	Data-to-Pad HIGH			4.2	ns
t_{DHL}	Data-to-Pad LOW			4.9	ns
t _{ENZH}	Enable Pad Z to HIGH			4.5	ns

Notes:

- 1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, point and position whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
- 4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading.

1-36 v3.1



Table 1-12 • A42MX16 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $V_{CCA} = 4.75V$, $T_J = 125^{\circ}C$

		Std. Speed		
Parameter	Description	Min.	Max.	Units
t _{ENZL}	Enable Pad Z to LOW		4.9	ns
t _{ENHZ}	Enable Pad HIGH to Z		9.0	ns
t _{ENLZ}	Enable Pad LOW to Z		8.3	ns
t_{GLH}	G-to-Pad HIGH		4.8	ns
t _{GHL}	G-to-Pad LOW		4.8	ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		9.4	ns
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading		13.3	ns
d_{TLH}	Capacity Loading, LOW to HIGH		0.04	ns/pF
d_{THL}	Capacity Loading, HIGH to LOW		0.06	ns/pF

Notes:

- 1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, point and position whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
- 4. Setup and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading.

v3.1 1-37

Table 1-13 • A42MX24 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, V_{CCA} = 4.75V, T_J = 125°C

		Std.	Std. Speed	
Parameter	Description	Min.	Max.	Units
Logic Modul	e Combinatorial Functions ¹			
t _{PD}	Internal Array Module Delay		2.0	ns
t _{PDD}	Internal Decode Module Delay		2.4	ns
Logic Modul	e Predicted Routing Delays ²			
t _{RD1}	FO=1 Routing Delay		1.4	ns
t _{RD2}	FO=2 Routing Delay		1.7	ns
t _{RD3}	FO=3 Routing Delay		2.2	ns
tR _{D4}	FO=4 Routing Delay		2.5	ns
t _{RD8}	FO=8 Routing Delay		4.1	ns
Logic Modul	e Sequential Timing ^{3, 4}			
t _{CO}	Flip-Flop Clock-to-Output		2.2	ns
t_{GO}	Latch Gate-to-Output		2.0	ns
t _{SUD}	Flip-Flop (Latch) Set-Up Time	0.6		ns
t _{HD}	Flip-Flop (Latch) Hold Time	0.0		ns
t _{RO}	Flip-Flop (Latch) Reset-to-Output		2.4	ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.7		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	5.5		ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	7.4		ns
Input Modul	e Propagation Delays			
t _{INPY}	Input Data Pad-to-Y		1.7	ns
t _{INGO}	Input Latch Gate-to-Output		2.2	ns
t _{INH}	Input Latch Hold	0.0		ns
t _{INSU}	Input Latch Set-Up	0.8		ns
t_{ILA}	Latch Active Pulse Width	7.8		ns

Notes:

- 1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading.

1-38 v3.1



Table 1-13 • A42MX24 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, V_{CCA} = 4.75V, T_J = 125°C

				Std. 9	Speed	
Parameter		Description		Min.	Max.	Units
Input Modul	e Predicted Routing Delays ²					
t _{IRD1}	FO=1 Routing Delay				3.1	ns
t _{IRD2}	FO=2 Routing Delay				3.5	ns
t _{IRD3}	FO=3 Routing Delay				3.8	ns
t _{IRD4}	FO=4 Routing Delay				4.2	ns
t _{IRD8}	FO=8 Routing Delay				5.8	ns
Global Clock	Network					
t _{CKH}	Input Low to HIGH		FO = 32		4.4	ns
			FO = 486		4.9	ns
t _{CKL}	Input High to LOW		FO = 32		6.1	ns
			FO = 486		7.1	ns
t _{PWH}	Minimum Pulse Width HIGH		FO = 32	3.6		ns
			FO = 486	4.0		ns
t _{PWL}	Minimum Pulse Width LOW		FO = 32	3.6		ns
			FO = 486	4.0		ns
t _{CKSW}	Maximum Skew		FO = 32		0.9	ns
			FO = 486		0.9	ns
t _{SUEXT}	Input Latch External Setup		FO = 32	0.0		ns
			FO = 486	0.0		ns
t _{HEXT}	Input Latch External Hold		FO = 32	4.6		ns
			FO = 486	5.5		ns
t _P	Minimum Period		FO = 32	7.4		ns
			FO = 486	8.0		ns
f_{MAX}	Maximum Frequency		FO = 32		135	MHz
			FO = 486		124	MHz

Notes:

- 1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading.

v3.1 1-39

Table 1-13 • A42MX24 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, V_{CCA} = 4.75V, T_J = 125°C

		Std. Speed		
Parameter	Description	Min.	Max.	Units
TTL Output N	Module Timing ⁵			
t _{DLH}	Data-to-Pad HIGH		4.1	ns
t _{DHL}	Data-to-Pad LOW		4.8	ns
t _{ENZH}	Enable Pad Z to HIGH		4.3	ns
t _{ENZL}	Enable Pad Z to LOW		4.8	ns
t _{ENHZ}	Enable Pad HIGH to Z		8.6	ns
t _{ENLZ}	Enable Pad LOW to Z		8.0	ns
t _{GLH}	G-to-Pad HIGH		4.9	ns
t _{GHL}	G-to-Pad LOW		4.9	ns
t _{LSU}	I/O Latch Set-Up	0.8		ns
t _{LH}	I/O Latch Hold	0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		9.2	ns
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading		17.8	ns
d _{TLH}	Capacity Loading, LOW to HIGH		0.06	ns/pF
d _{THL}	Capacity Loading, HIGH to LOW		0.05	ns/pF

Notes:

- 1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading.

1-40 v3.1



Table 1-14 • A42MX36 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, V_{CCA} = 4.75V, T_J = 125°C

	Description	Std. S	Std. Speed		
Parameter		Min.	Max.	Units	
Logic Modul	e Combinatorial Functions ¹				
t _{PD}	Internal Array Module Delay		2.3	ns	
t _{PDD}	Internal Decode Module Delay		2.7	ns	
Logic Modul	e Predicted Routing Delays ²				
t _{RD1}	FO=1 Routing Delay		1.6	ns	
t _{RD2}	FO=2 Routing Delay		2.2	ns	
t _{RD3}	FO=3 Routing Delay		2.7	ns	
t_{RD4}	FO=4 Routing Delay		3.3	ns	
t _{RD8}	FO=8 Routing Delay		5.5	ns	
t _{RDD}	Decode-to-Output Routing Delay		0.6	ns	
Logic Modul	e Sequential Timing ^{3, 4}				
t _{CO}	Flip-Flop Clock-to-Output		2.2	ns	
t_{GO}	Latch Gate-to-Output		2.2	ns	
t _{SUD}	Flip-Flop (Latch) Set-Up Time	0.6		ns	
t _{HD}	Flip-Flop (Latch) Hold Time	0.0		ns	
t_{RO}	Flip-Flop (Latch) Reset-to-Output		2.6	ns	
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	1.1		ns	
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		ns	
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	5.5		ns	
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	7.2		ns	
Synchronous	s SRAM Operations				
t _{RC}	Read Cycle Time	11.3		ns	
t_{WC}	Write Cycle Time	11.3		ns	
t_{RCKHL}	Clock HIGH/LOW Time	5.7		ns	
t _{RCO}	Data Valid After Clock HIGH/LOW		5.7	ns	
t _{ADSU}	Address/Data Set-Up Time	2.7		ns	
t _{ADH}	Address/Data Hold Time	0.0		ns	

Notes:

- 1. For dual-module macros, use $t_{PD1}+t_{RD1}+t_{PDn}$, $t_{CO}+t_{RD1}+t_{PDn}$, or $t_{PD1}+t_{RD1}+t_{SUD}$, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading.

v3.1 1-41

Table 1-14 • A42MX36 Timing Characteristics (Nominal 5.0V Operation)
Worst-Case Automotive Conditions, V_{CCA} = 4.75V, T_J = 125°C (Continued)

	Description	Std. S	Std. Speed	
Parameter		Min.	Max.	Units
t _{RENSU}	Read Enable Set-Up	1.0		ns
t _{RENH}	Read Enable Hold	5.7		ns
t _{WENSU}	Write Enable Set-Up	4.5		ns
t _{WENH}	Write Enable Hold	0.0		ns
t _{BENS}	Block Enable Set-Up	4.6		ns
t _{BENH}	Block Enable Hold	0.0		ns
Asynchrono	us SRAM Operations			
t _{RPD}	Asynchronous Access Time		13.6	ns
t _{RDADV}	Read Address Valid	14.7		ns
t _{ADSU}	Address/Data Set-Up Time	2.7		ns
t _{ADH}	Address/Data Hold Time	0.0		ns
t _{RENSUA}	Read Enable Set-Up to Address Valid	1.0		ns
t _{RENHA}	Read Enable Hold	5.7		ns
t _{WENSU}	Write Enable Set-Up	4.5		ns
t _{WENH}	Write Enable Hold	0.0		ns
t _{DOH}	Data Out Hold Time		2.0	ns
Input Modul	e Propagation Delays			
t _{INPY}	Input Data Pad-to-Y		1.7	ns
t _{INGO}	Input Latch Gate-to-Output		2.4	ns
t _{INH}	Input Latch Hold	0.0		ns
t _{INSU}	Input Latch Set-Up	0.8		ns
t_{ILA}	Latch Active Pulse Width	7.8		ns
Input Modul	e Predicted Routing Delays ²			
t _{IRD1}	FO=1 Routing Delay		3.3	ns
t _{IRD2}	FO=2 Routing Delay		3.8	ns
t _{IRD3}	FO=3 Routing Delay		4.4	ns
t _{IRD4}	FO=4 Routing Delay		5.0	ns
t _{IRD8}	FO=8 Routing Delay		7.2	ns

Notes:

- 1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading.

1-42 v3.1



Table 1-14 • A42MX36 Timing Characteristics (Nominal 5.0V Operation)
Worst-Case Automotive Conditions, V_{CCA} = 4.75V, T_J = 125°C (Continued)

			Std.	Speed	
Parameter	Description	Ī	Min.	Max.	Units
Global Clock	Network				
t _{CKH}	Input Low to HIGH	FO = 32		4.5	ns
		FO = 635		5.0	ns
t_{CKL}	Input High to LOW	FO = 32		6.3	ns
		FO = 635		8.1	ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	2.9		ns
		FO = 635	3.3		ns
t _{PWL}	Minimum Pulse Width LOW	FO = 32	2.9		ns
		FO = 635	3.3		ns
t _{CKSW}	Maximum Skew	FO = 32		1.1	ns
		FO = 635		1.1	ns
t _{SUEXT}	Input Latch External Setup	FO = 32	0.0		ns
		FO = 635	0.0		ns
t _{HEXT}	Input Latch External Hold	FO = 32	4.8		ns
		FO = 635	5.5		ns
t _P	Minimum Period	FO = 32	8.6		ns
		FO = 635	9.4		ns
f_{MAX}	Maximum Frequency	FO = 32		116	MHz
		FO = 635		107	MHz
TTL Output	Module Timing ¹				
t _{DLH}	Data-to-Pad HIGH			4.3	ns
t_{DHL}	Data-to-Pad LOW			5.0	ns
t _{ENZH}	Enable Pad Z to HIGH			4.4	ns
t _{ENZL}	Enable Pad Z to LOW			4.9	ns
t _{ENHZ}	Enable Pad HIGH to Z			8.8	ns
t _{ENLZ}	Enable Pad LOW to Z			8.3	ns
t _{GLH}	G-to-Pad HIGH			5.0	ns

Notes:

- 1. For dual-module macros, use $t_{PD1}+t_{RD1}+t_{PDn}$, $t_{CO}+t_{RD1}+t_{PDn}$, or $t_{PD1}+t_{RD1}+t_{SUD}$, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading.

v3.1 1-43

Table 1-14 • A42MX36 Timing Characteristics (Nominal 5.0V Operation)
Worst-Case Automotive Conditions, V_{CCA} = 4.75V, T_J = 125°C (Continued)

		Std. Speed		
Parameter	Description	Min.	Max.	Units
t _{GHL}	G-to-Pad LOW		5.0	ns
t_{LSU}	I/O Latch Set-Up	0.8		ns
t _{LH}	I/O Latch Hold	0.0		ns
t_{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 32 I/O		9.5	ns
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 32 I/O		13.0	ns
d_{TLH}	Capacity Loading, LOW to HIGH		0.11	ns/pF
d_THL	Capacity Loading, HIGH to LOW		0.11	ns/pF

Notes:

- 1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- 3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer tool.
- 4. Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- 5. Delays based on 35 pF loading.

1-44 v3.1



Pin Descriptions

CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

DCLK, I/O Diagnostic Clock

TTL clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

GND Ground

Input LOW supply voltage.

I/O Input/Output

Input, output, tristate, or bidirectional buffer. Input and output levels are compatible with standard TTL specifications. Unused I/O pins are configured by the Designer software as shown in Table 1-15.

Table 1-15 • Configuration of Unused I/Os

Device	Configuration
A40MX02, A40MX04	Pulled LOW
A42MX09, A42MX16	Pulled LOW
A42MX24, A42MX36	Tristated

In all cases, it is recommended to tie all unused I/O pins to LOW on the board. This applies to all dual-purpose pins when configured as I/Os as well.

MODE Mode

Controls the use of multifunction pins (DCLK, PRA, PRB, SDI, TDO). To provide verification capability, the MODE pin should be held HIGH. To facilitate this, the MODE pin should be tied to GND through a $10k\Omega$ resistor so that the MODE pin can be pulled HIGH when required.

NC No Connection

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

PRA/B, I/O Probe

The Probe pin is used to output data from any user-defined design node within the device. Each diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. The Probe pin is accessible when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

QCLKA,B,C,D, I/O Quadrant Clock

Quadrant clock inputs for A42MX36 devices. When not used as a register control signal, these pins can function as general-purpose I/Os.

SDI, I/O Serial Data Input

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low.

SDO, TDO, I/O Serial Data Output

Serial data output for diagnostic probe and device programming. SDO is active when the MODE pin is High. This pin functions as an I/O when the MODE pin is Low. SDO is available for 42MX devices only.

When Silicon Explorer II is being used, SDO will act as an output while the "checksum" is run. It will return to user I/O when "checksum" is complete.

TCK, I/O Test Clock

Clock signal to shift the Boundary Scan Test (BST) data into the device. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer software. BST pins are only available in the A42MX24 and A42MX36 devices.

TDI, I/O Test Data In

Serial data input for BST instructions and data. Data is shifted in on the rising edge of TCK. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer software. BST pins are only available in the A42MX24 and A42MX36 devices.

v3.1 1-45

TDO, I/O Test Data Out

Serial data output for BST instructions and test data. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer software. BST pins are only available in the A42MX24 and A42MX36 devices.

TMS, I/O Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI and TDO pins are boundary-scan pins. Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached five TCK cycles after the TMS pin is set High. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications. IEEE JTAG specification recommends a $10k\Omega$ pull-up resistor on the pin. BST pins are only available in A42MX24 and A42MX36 devices.

V_{CC} Supply Voltage

Supply voltage for 40MX devices.

V_{CCA} Supply Voltage

Supply voltage for array in 42MX devices.

V_{CCI} Supply Voltage

Supply voltage for I/Os in 42MX devices.

WD, I/O Wide Decode Output

When a wide decode module is used in a an A42MX24 or A42MX36 device, this pin can be used as a dedicated output from the wide decode module. This direct connection eliminates additional interconnect delays associated with regular logic modules. To implement the direct I/O connection, connect an output buffer of any type to the output of the wide decode macro and place this output on one of the reserved WD pins. When a wide decode module is not used, this pin functions as a regular I/O pin.

1-46 v3.1



Package Pin Assignments

68-Pin PLCC




Figure 2-1 • 68-Pin PLCC

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

68-Pin PLCC		
Pin Number	A40MX02 Function	
1	I/O	
2	I/O	
3	I/O	
4	V _{CC}	
5	1/0	
6	1/0	
7	I/O	
8	I/O	
9	I/O	
10	I/O	
11	I/O	
12	I/O	
13	I/O	
14	GND	
15	GND	
16	I/O	
17	I/O	
18	1/0	
19	I/O	
20	I/O	
21	V _{CC}	
22	1/0	
23	1/0	
24	1/0	
25	V_{CCy}	
26	1/0	
27	I/O	
28	I/O	
29	I/O	
30	I/O	
31	I/O	
32	GND	
33	1/0	
34	I/O	
35	I/O	
36	I/O	
37	I/O	
38	V _{CC}	
39	I/O	
40	I/O	
41	I/O	
42	I/O	
43	I/O	
44	I/O	
45	I/O	

68-Pin PLCC		
Pin Number	A40MX02 Function	
46	I/O	
47	I/O	
48	I/O	
49	GND	
50	I/O	
51	I/O	
52	CLK, I/O	
53	I/O	
54	MODE	
55	V _{CC}	
56	SDI, I/O	
57	DCLK, I/O	
58	PRA, I/O	
59	PRB, I/O	
60	1/0	
61	1/0	
62	1/0	
63	1/0	
64	I/O	
65	1/0	
66	GND	
67	1/0	
68	1/0	

2-2 v3.1



84-Pin PLCC




Figure 2-2 • 84-Pin PLCC

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

84-Pin PLCC		
Pin Number	A40MX04 Function	A42MX09 Function
1	I/O	I/O
2	1/0	CLKB, I/O
3	I/O	I/O
4	V _{CC}	PRB, I/O
5	I/O	I/O
6	1/0	GND
7	1/0	I/O
8	1/0	I/O
9	I/O	1/0
10	1/0	DCLK, I/O
11	1/0	I/O
12	NC	MODE
13	I/O	I/O
14	1/0	I/O
15	1/0	I/O
16	1/0	I/O
17	I/O	I/O
18	GND	I/O
19	GND	I/O
20	1/0	I/O
21	I/O	I/O
22	1/0	V_{CCA}
23	I/O	V _{CCI}
24	I/O	I/O
25	V _{CC}	I/O
26	V _{CC}	I/O
27	I/O	I/O
28	1/0	GND
29	1/0	I/O
30	I/O	I/O
31	1/0	I/O
32	1/0	I/O
33	V _{CC}	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	I/O	I/O
39	I/O	I/O
40	GND	I/O
41	I/O	I/O
42	1/0	1/0

84-Pin PLCC			
Pin Number	A40MX04 Function	A42MX09 Function	
43	1/0	V_{CCA}	
44	1/0	1/0	
45	I/O	I/O	
46	V _{CC}	1/0	
47	I/O	I/O	
48	1/0	1/0	
49	I/O	GND	
50	I/O	I/O	
51	I/O	1/0	
52	I/O	SDO, I/O	
53	1/0	1/0	
54	I/O	1/0	
55	1/0	I/O	
56	1/0	1/0	
57	1/0	1/0	
58	1/0	1/0	
59	1/0	1/0	
60	GND	1/0	
61	GND	1/0	
62	1/0	1/0	
63	1/0	GND	
64	CLK, I/O	V_{CCA}	
65	1/0	V _{CCI}	
66	MODE	1/0	
67	V _{CC}	1/0	
68	V _{CC}	1/0	
69	1/0	1/0	
70	1/0	GND	
71	1/0	1/0	
72	SDI, I/O	1/0	
73	DCLK, I/O	1/0	
74	PRA, I/O	1/0	
75	PRB, I/O	1/0	
76	1/0	SDI, I/O	
77	1/0	1/0	
78	1/0	1/0	
79	1/0	1/0	
80	I/O	I/O	
81	I/O	PRA, I/O	
82	GND	1/0	
83	1/0	CLKA, I/O	
84	1/0	V_{CCA}	

2-4 v3.1



100-Pin PQFP




Figure 2-3 • 100-Pin PQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

100-Pin PQFP			
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function
1	NC	NC	I/O
2	NC	NC	DCLK, I/O
3	NC	NC	I/O
4	NC	NC	MODE
5	NC	NC	I/O
6	PRB, I/O	PRB, I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	1/0	GND
10	I/O	1/0	I/O
11	I/O	I/O	I/O
12	I/O	I/O	I/O
13	GND	GND	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	V _{CCA}
17	I/O	1/0	V _{CCI}
18	I/O	I/O	I/O
19	V _{CC}	V _{CC}	I/O
20	I/O	I/O	I/O
21	I/O	I/O	I/O
22	I/O	1/0	GND
23	I/O	1/0	I/O
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	NC	NC	I/O
28	NC	NC	I/O
29	NC	NC	I/O
30	NC	NC	I/O
31	NC	I/O	I/O
32	NC	I/O	I/O
33	NC	I/O	I/O
34	I/O	I/O	GND
35	I/O	I/O	I/O

100-Pin PQFP			
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function
36	GND	GND	I/O
37	GND	GND	I/O
38	I/O	I/O	I/O
39	I/O	I/O	I/O
40	I/O	I/O	V_{CCA}
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	V _{CC}	V _{CC}	I/O
44	V _{CC}	V _{CC}	I/O
45	I/O	I/O	I/O
46	I/O	I/O	GND
47	I/O	I/O	I/O
48	NC	I/O	I/O
49	NC	I/O	I/O
50	NC	I/O	I/O
51	NC	NC	I/O
52	NC	NC	SDO, I/O
53	NC	NC	I/O
54	NC	NC	I/O
55	NC	NC	I/O
56	V _{CC}	V _{CC}	I/O
57	I/O	I/O	GND
58	I/O	I/O	I/O
59	I/O	I/O	I/O
60	I/O	I/O	I/O
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	GND	GND	I/O
64	I/O	I/O	GND
65	I/O	I/O	V _{CCA}
66	I/O	I/O	V _{CCI}
67	I/O	I/O	V _{CCA}
68	I/O	I/O	I/O
69	V _{CC}	V _{CC}	I/O
70	I/O	I/O	I/O

2-6 v3.1



100-Pin PQFP			
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function
71	1/0	I/O	I/O
72	1/0	I/O	GND
73	1/0	I/O	I/O
74	1/0	I/O	I/O
75	1/0	I/O	I/O
76	1/0	I/O	I/O
77	NC	NC	I/O
78	NC	NC	I/O
79	NC	NC	SDI, I/O
80	NC	I/O	I/O
81	NC	I/O	I/O
82	NC	I/O	I/O
83	1/0	I/O	I/O
84	1/0	I/O	GND
85	1/0	I/O	I/O
86	GND	GND	I/O
87	GND	GND	PRA, I/O
88	1/0	I/O	I/O
89	1/0	I/O	CLKA, I/O
90	CLK, I/O	CLK, I/O	V _{CCA}
91	1/0	I/O	I/O
92	MODE	MODE	CLKB, I/O
93	V _{CC}	V _{CC}	I/O
94	V _{CC}	V _{CC}	PRB, I/O
95	NC	I/O	I/O
96	NC	I/O	GND
97	NC	I/O	I/O
98	SDI, I/O	SDI, I/O	I/O
99	DCLK, I/O	DCLK, I/O	I/O
100	PRA, I/O	PRA, I/O	I/O

160-Pin PQFP




Figure 2-4 • Pin PQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-8 v3.1



	160-Pin PQFP		
Pin Number	A42MX09 Function	A42MX24 Function	
1	I/O	I/O	
2	DCLK, I/O	DCLK, I/O	
3	NC	I/O	
4	I/O	WD, I/O	
5	I/O	WD, I/O	
6	NC	V _{CCI}	
7	I/O	I/O	
8	I/O	I/O	
9	I/O	I/O	
10	NC	I/O	
11	GND	GND	
12	NC	I/O	
13	I/O	WD, I/O	
14	I/O	WD, I/O	
15	I/O	I/O	
16	PRB, I/O	PRB, I/O	
17	I/O	I/O	
18	CLKB, I/O	CLKB, I/O	
19	I/O	I/O	
20	V_{CCA}	V_{CCA}	
21	CLKA, I/O	CLKA, I/O	
22	I/O	I/O	
23	PRA, I/O	PRA, I/O	
24	NC	WD, I/O	
25	I/O	WD, I/O	
26	I/O	I/O	
27	I/O	I/O	
28	NC	I/O	
29	1/0	WD, I/O	
30	GND	GND	
31	NC	WD, I/O	
32	1/0	I/O	
33	I/O	I/O	
34	I/O	I/O	
35	NC	V _{CCI}	
36	I/O	WD, I/O	
37	I/O	WD, I/O	
38	SDI, I/O	SDI, I/O	
39	I/O	I/O	
40	GND	GND	

160-Pin PQFP		
Pin Number	A42MX09 Function	A42MX24 Function
41	1/0	1/0
42	I/O	I/O
43	I/O	I/O
44	GND	GND
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	GND	GND
50	I/O	I/O
51	I/O	I/O
52	NC	I/O
53	I/O	I/O
54	NC	V_{CCA}
55	I/O	I/O
56	I/O	I/O
57	V_{CCA}	V_{CCA}
58	V _{CCI}	V _{CCI}
59	GND	GND
60	V_{CCA}	V_{CCA}
61	GND	GND
62	I/O	TCK, I/O
63	I/O	I/O
64	GND	GND
65	I/O	I/O
66	I/O	I/O
67	I/O	I/O
68	I/O	I/O
69	GND	GND
70	NC	I/O
71	I/O	I/O
72	I/O	I/O
73	I/O	I/O
74	I/O	I/O
75	NC	I/O
76	I/O	I/O
77	NC	I/O
78	I/O	I/O
79	NC	I/O
80	GND	GND

	160-Pin PQFP		
Pin Number	A42MX09 Function	A42MX24 Function	
81	I/O	I/O	
82	SDO, I/O	SDO, TDO, I/O	
83	I/O	WD, I/O	
84	I/O	WD, I/O	
85	I/O	1/0	
86	NC	V _{CCI}	
87	I/O	I/O	
88	I/O	WD, I/O	
89	GND	GND	
90	NC	I/O	
91	I/O	I/O	
92	I/O	I/O	
93	I/O	I/O	
94	I/O	I/O	
95	I/O	I/O	
96	I/O	WD, I/O	
97	I/O	I/O	
98	V_{CCA}	V_{CCA}	
99	GND	GND	
100	NC	I/O	
101	I/O	I/O	
102	I/O	I/O	
103	NC	I/O	
104	I/O	I/O	
105	I/O	I/O	
106	I/O	WD, I/O	
107	I/O	WD, I/O	
108	I/O	I/O	
109	GND	GND	
110	NC	I/O	
111	I/O	WD, I/O	
112	I/O	WD, I/O	
113	I/O	I/O	
114	NC	V _{CCI}	
115	I/O	WD, I/O	
116	NC	WD, I/O	
117	I/O	I/O	
118	I/O	TDI, I/O	
119	I/O	TMS, I/O	
120	GND	GND	

160-Pin PQFP		
Pin Number	A42MX09 Function	A42MX24 Function
121	1/0	I/O
122	1/0	I/O
123	I/O	I/O
124	NC	I/O
125	GND	GND
126	I/O	I/O
127	I/O	I/O
128	I/O	I/O
129	NC	I/O
130	GND	GND
131	I/O	I/O
132	I/O	I/O
133	I/O	I/O
134	I/O	I/O
135	NC	V_{CCA}
136	I/O	I/O
137	I/O	I/O
138	NC	V_{CCA}
139	V_{CCI}	V _{CCI}
140	GND	GND
141	NC	I/O
142	I/O	I/O
143	I/O	I/O
144	I/O	I/O
145	GND	GND
146	NC	I/O
147	I/O	I/O
148	I/O	I/O
149	I/O	I/O
150	NC	V_{CCA}
151	NC	I/O
152	NC	I/O
153	NC	I/O
154	NC	I/O
155	GND	GND
156	1/0	I/O
157	1/0	I/O
158	1/0	I/O
159	MODE	MODE
160	GND	GND

2-10 v3.1



80-Pin VQFP




Figure 2-5 • 80-Pin VQFP

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

	80-Pin VQFP		
Pin Number	A40MX02 Function	A40MX04 Function	
1	1/0	1/0	
2	NC NC	1/0	
3	NC	1/0	
4	NC	1/0	
5	1/0	1/0	
6	I/O	I/O	
7	GND	GND	
8	I/O	I/O	
9	I/O	I/O	
10	I/O	1/0	
11	I/O	1/0	
12	I/O	1/0	
13	V _{CC}	V _{CC}	
14	1/0	1/0	
15	I/O	1/0	
16	I/O	1/0	
17	NC	1/0	
18	NC	1/0	
19	NC	1/0	
20	V _{CC}	V _{CC}	
21	I/O	1/0	
22	I/O	I/O	
23	I/O	I/O	
24	I/O	I/O	
25	I/O	1/0	
26	I/O	1/0	
27	GND	GND	
28	I/O	1/0	
29	I/O	I/O	
30	I/O	1/0	
31	1/0	1/0	
32	1/0	1/0	
33	V_{CC}	V _{CC}	
34	1/0	1/0	
35	1/0	I/O	
36	1/0	1/0	
37	1/0	1/0	
38	1/0	1/0	
39	1/0	1/0	
40	1/0	1/0	
41	NC	1/0	
42	NC	I/O	
43	NC	I/O	

80-Pin VQFP		
Pin Number	A40MX02 Function	A40MX04 Function
44	I/O	I/O
45	I/O	I/O
46	I/O	1/0
47	GND	GND
48	I/O	I/O
49	I/O	1/0
50	CLK, I/O	CLK, I/O
51	I/O	I/O
52	MODE	MODE
53	V _{CC}	V _{CC}
54	NC	I/O
55	NC	I/O
56	NC	I/O
57	SDI, I/O	SDI, I/O
58	DCLK, I/O	DCLK, I/O
59	PRA, I/O	PRA, I/O
60	NC	NC
61	PRB, I/O	PRB, I/O
62	I/O	I/O
63	I/O	I/O
64	I/O	I/O
65	I/O	I/O
66	I/O	I/O
67	I/O	I/O
68	GND	GND
69	I/O	I/O
70	I/O	I/O
71	I/O	I/O
72	I/O	I/O
73	1/0	I/O
74	V_{CC}	V _{CC}
75	1/0	I/O
76	I/O	I/O
77	I/O	I/O
78	I/O	I/O
79	I/O	I/O
80	I/O	I/O

2-12 v3.1



208-Pin PQFP




Figure 2-6 • 208-Pin PQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

208-Pin PQFP			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
1	GND	GND	GND
2	NC	V_{CCA}	V_{CCA}
3	MODE	MODE	MODE
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	NC	1/0	1/0
10	NC	I/O	I/O
11	NC	I/O	I/O
12	I/O	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	NC	I/O	I/O
17	V _{CCA}	V _{CCA}	V _{CCA}
18	I/O	I/O	I/O
19	I/O	I/O	I/O
20	I/O	I/O	I/O
21	I/O	I/O	I/O
22	GND	GND	GND
23	I/O	I/O	I/O
24	I/O	1/0	1/0
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	GND	GND	GND
28	V _{CCI}	V _{CCI}	V _{CCI}
29	V _{CCA}	V _{CCA}	V _{CCA}
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	V _{CCA}	V _{CCA}	V _{CCA}
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	I/O	I/O	I/O

208-Pin PQFP			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
36	I/O	1/0	I/O
37	I/O	1/0	I/O
38	1/0	I/O	1/0
39	I/O	I/O	I/O
40	I/O	1/0	I/O
41	NC	1/0	1/0
42	NC	1/0	I/O
43	NC	1/0	I/O
44	I/O	I/O	1/0
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	1/0	I/O
48	I/O	1/0	I/O
49	I/O	I/O	I/O
50	NC	I/O	I/O
51	NC	I/O	I/O
52	GND	GND	GND
53	GND	GND	GND
54	I/O	TMS, I/O	TMS, I/O
55	I/O	TDI, I/O	TDI, I/O
56	I/O	I/O	I/O
57	I/O	WD, I/O	WD, I/O
58	I/O	WD, I/O	WD, I/O
59	I/O	I/O	I/O
60	V _{CCI}	V _{CCI}	V _{CCI}
61	NC	I/O	I/O
62	NC	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	QCLKA, I/O
66	I/O	WD, I/O	WD, I/O
67	NC	WD, I/O	WD, I/O
68	NC	I/O	I/O
69	I/O	I/O	I/O
70	I/O	WD, I/O	WD, I/O

2-14 v3.1





208-Pin PQFP			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
71	I/O	WD, I/O	WD, I/O
72	I/O	I/O	1/0
73	I/O	I/O	I/O
74	I/O	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	I/O	1/0	I/O
78	GND	GND	GND
79	V _{CCA}	V _{CCA}	V _{CCA}
80	NC	V _{CCI}	V _{CCI}
81	I/O	I/O	I/O
82	I/O	I/O	I/O
83	I/O	1/0	I/O
84	I/O	I/O	I/O
85	I/O	WD, I/O	WD, I/O
86	I/O	WD, I/O	WD, I/O
87	I/O	I/O	I/O
88	I/O	I/O	I/O
89	NC	I/O	I/O
90	NC	I/O	I/O
91	I/O	I/O	QCLKB, I/O
92	I/O	1/0	I/O
93	I/O	WD, I/O	WD, I/O
94	I/O	WD, I/O	WD, I/O
95	NC	1/0	I/O
96	NC	1/0	I/O
97	NC	I/O	I/O
98	V _{CCI}	V _{CCI}	V _{CCI}
99	I/O	I/O	I/O
100	I/O	WD, I/O	WD, I/O
101	I/O	WD, I/O	WD, I/O
102	I/O	I/O	I/O
103	SDO, I/O	SDO, TDO, I/O	SDO, TDO, I/O
104	I/O	I/O	I/O
105	GND	GND	GND

208-Pin PQFP			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
106	NC	V_{CCA}	V_{CCA}
107	I/O	I/O	I/O
108	I/O	I/O	I/O
109	I/O	I/O	1/0
110	I/O	I/O	1/0
111	I/O	I/O	I/O
112	NC	I/O	I/O
113	NC	I/O	I/O
114	NC	1/0	I/O
115	NC	I/O	I/O
116	I/O	I/O	I/O
117	I/O	I/O	I/O
118	I/O	I/O	I/O
119	I/O	I/O	I/O
120	I/O	I/O	I/O
121	I/O	I/O	I/O
122	I/O	I/O	I/O
123	I/O	I/O	I/O
124	I/O	I/O	1/0
125	I/O	I/O	1/0
126	GND	GND	GND
127	I/O	I/O	I/O
128	I/O	TCK, I/O	TCK, I/O
129	GND	GND	GND
130	V _{CCA}	V _{CCA}	V _{CCA}
131	GND	GND	GND
132	V _{CCI}	V _{CCI}	V _{CCI}
133	V _{CCA}	V _{CCA}	V _{CCA}
134	I/O	I/O	I/O
135	I/O	I/O	1/0
136	V _{CCA}	V _{CCA}	V _{CCA}
137	I/O	I/O	I/O
138	I/O	I/O	I/O
139	I/O	I/O	I/O
140	I/O	I/O	1/0

208-Pin PQFP			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
141	NC	1/0	1/0
142	I/O	1/0	1/0
143	I/O	1/0	I/O
144	I/O	1/0	1/0
145	I/O	1/0	1/0
146	NC	1/0	1/0
147	NC	1/0	1/0
148	NC	1/0	1/0
149	NC	I/O	I/O
150	GND	GND	GND
151	I/O	I/O	I/O
152	I/O	1/0	1/0
153	I/O	I/O	I/O
154	I/O	I/O	I/O
155	I/O	1/0	1/0
156	I/O	I/O	I/O
157	GND	GND	GND
158	I/O	I/O	I/O
159	SDI, I/O	SDI, I/O	SDI, I/O
160	I/O	1/0	1/0
161	I/O	WD, I/O	WD, I/O
162	I/O	WD, I/O	WD, I/O
163	I/O	1/0	1/0
164	V _{CCI}	V _{CCI}	V _{CCI}
165	NC	I/O	1/0
166	NC	I/O	I/O
167	I/O	I/O	I/O
168	I/O	WD, I/O	WD, I/O
169	I/O	WD, I/O	WD, I/O
170	I/O	I/O	I/O
171	NC	1/0	QCLKD, I/O
172	I/O	1/0	1/0
173	I/O	I/O	I/O
174	I/O	I/O	I/O
175	I/O	I/O	I/O

208-Pin PQFP			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
176	I/O	WD, I/O	WD, I/O
177	I/O	WD, I/O	WD, I/O
178	PRA, I/O	PRA, I/O	PRA, I/O
179	I/O	I/O	I/O
180	CLKA, I/O	CLKA, I/O	CLKA, I/O
181	NC	I/O	I/O
182	NC	V _{CCI}	V _{CCI}
183	V_{CCA}	V_{CCA}	V_{CCA}
184	GND	GND	GND
185	I/O	I/O	I/O
186	CLKB, I/O	CLKB, I/O	CLKB, I/O
187	I/O	I/O	I/O
188	PRB, I/O	PRB, I/O	PRB, I/O
189	I/O	I/O	I/O
190	I/O	WD, I/O	WD, I/O
191	I/O	WD, I/O	WD, I/O
192	I/O	1/0	1/0
193	NC	1/0	1/0
194	NC	WD, I/O	WD, I/O
195	NC	WD, I/O	WD, I/O
196	I/O	I/O	QCLKC, I/O
197	NC	I/O	I/O
198	I/O	I/O	I/O
199	I/O	I/O	1/0
200	I/O	I/O	I/O
201	NC	I/O	I/O
202	V _{CCI}	V _{CCI}	V _{CCI}
203	I/O	WD, I/O	WD, I/O
204	I/O	WD, I/O	WD, I/O
205	I/O	I/O	I/O
206	I/O	I/O	I/O
207	DCLK, I/O	DCLK, I/O	DCLK, I/O
208	I/O	I/O	I/O

2-16 v3.1



240-Pin PQFP




Figure 2-7 • 240-Pin PQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

240-Pin PQFP		
Pin Number	A42MX36 Function	
1	I/O	
2	DCLK, I/O	
3	I/O	
4	I/O	
5	1/0	
6	WD, I/O	
7	WD, I/O	
8	V _{CCI}	
9	I/O	
10	I/O	
11	I/O	
12	I/O	
13	I/O	
14	I/O	
15	QCLKC, I/O	
16	I/O	
17	WD, I/O	
18	WD, I/O	
19	I/O	
20	1/0	
21	WD, I/O	
22	WD, I/O	
23	I/O	
24	PRB, I/O	
25	I/O	
26	CLKB, I/O	
27	I/O	
28	GND	
29	V _{CCA}	
30	V _{CCI}	
31	1/0	
32	CLKA, I/O	
33	1/0	
34	PRA, I/O	
35	1/0	
36	1/0	
37	WD, I/O	
38	WD, I/O	
39	1/0	
40	I/O	

240-Pin PQFP		
Pin Number	A42MX36 Function	
41	I/O	
42	I/O	
43	I/O	
44	I/O	
45	QCLKD, I/O	
46	1/0	
47	WD, I/O	
48	WD, I/O	
49	1/0	
50	1/0	
51	1/0	
52	V _{CCI}	
53	1/0	
54	WD, I/O	
55	WD, I/O	
56	I/O	
57	SDI, I/O	
58	I/O	
59	V _{CCA}	
60	GND	
61	GND	
62	I/O	
63	I/O	
64	I/O	
65	I/O	
66	I/O	
67	I/O	
68	I/O	
69	I/O	
70	I/O	
71	V _{CCI}	
72	I/O	
73	I/O	
74	I/O	
75	I/O	
76	I/O	
77	I/O	
78	I/O	
79	I/O	
80	I/O	

240-Pin PQFP		
Pin Number	A42MX36 Function	
81	I/O	
82	I/O	
83	I/O	
84	I/O	
85	V _{CCA}	
86	I/O	
87	I/O	
88	V _{CCA}	
89	V _{CCI}	
90	V _{CCA}	
91	GND	
92	TCK, I/O	
93	I/O	
94	GND	
95	I/O	
96	I/O	
97	I/O	
98	I/O	
99	I/O	
100	I/O	
101	I/O	
102	I/O	
103	I/O	
104	I/O	
105	I/O	
106	I/O	
107	I/O	
108	V _{CCI}	
109	I/O	
110	I/O	
111	1/0	
112	1/0	
113	1/0	
114	1/0	
115	1/0	
116	1/0	
117	1/0	
118	V _{CCA}	
119	GND	
120	GND	
	-	

2-18 v3.1





240-Pin PQFP		
Pin	A42MX36	
Number	Function	
121	GND	
122	1/0	
123	SDO, TDO, I/O	
124	1/0	
125	WD, I/O	
126	WD, I/O	
127	1/0	
128	V _{CCI}	
129	1/0	
130	1/0	
131	1/0	
132	WD, I/O	
133	WD, I/O	
134	1/0	
135	QCLKB, I/O	
136	1/0	
137	1/0	
138	1/0	
139	1/0	
140	1/0	
141	1/0	
142	WD, I/O	
143	WD, I/O	
144	1/0	
145	1/0	
146	1/0	
147	1/0	
148	1/0	
149	1/0	
150	V _{CCI}	
151	V _{CCA}	
152	GND	
153	1/0	
154	I/O	
155	I/O	
156	I/O	
157	I/O	
158	I/O	
159	WD, I/O	
160	WD, I/O	

240-Pin PQFP			
Pin A42MX36			
Number	Function		
161	1/0		
162	1/0		
163	WD, I/O		
164	WD, I/O		
165	1/0		
166	QCLKA, I/O		
167	1/0		
168	1/0		
169	1/0		
170	1/0		
171	1/0		
172	V _{CCI}		
173	I/O		
174	WD, I/O		
175	WD, I/O		
176	I/O		
177	I/O		
178	TDI, I/O		
179	TMS, I/O		
180	GND		
181	V_{CCA}		
182	GND		
183	I/O		
184	1/0		
185	I/O		
186	I/O		
187	I/O		
188	I/O		
189	I/O		
190	I/O		
191	I/O		
192	V _{CCI}		
193	I/O		
194	I/O		
195	I/O		
196	I/O		
197	I/O		
198	I/O		
199	I/O		
200	I/O		

240-P	240-Pin PQFP			
Pin	A42MX36			
Number	Function			
201	I/O			
202	I/O			
203	I/O			
204	I/O			
205	I/O			
206	V_{CCA}			
207	I/O			
208	I/O			
209	V_{CCA}			
210	V _{CCI}			
211	I/O			
212	1/0			
213	1/0			
214	1/0			
215	1/0			
216	1/0			
217	1/0			
218	1/0			
219	V_{CCA}			
220	1/0			
221	1/0			
222	1/0			
223	1/0			
224	I/O			
225	1/0			
226	1/0			
227	V _{CCI}			
228	1/0			
229	1/0			
230	1/0			
231	1/0			
232	1/0			
233	1/0			
234	1/0			
235	1/0			
236	1/0			
237	GND			
238	MODE			
239	V_{CCA}			
240	GND			

100-Pin VQFP




Figure 2-8 • 100-Pin VQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-20 v3.1



100-Pin VQFP			
Pin Number	A42MX09 Function	A42MX16 Function	
1	I/O	I/O	
2	MODE	MODE	
3	I/O	I/O	
4	I/O	I/O	
5	I/O	I/O	
6	I/O	I/O	
7	GND	GND	
8	I/O	I/O	
9	I/O	I/O	
10	I/O	I/O	
11	I/O	I/O	
12	I/O	I/O	
13	I/O	I/O	
14	V_{CCA}	NC	
15	V _{CCI}	V _{CCI}	
16	I/O	I/O	
17	I/O	1/0	
18	I/O	I/O	
19	I/O	I/O	
20	GND	GND	
21	I/O	I/O	
22	I/O	I/O	
23	I/O	I/O	
24	I/O	I/O	
25	I/O	I/O	
26	I/O	I/O	
27	I/O	I/O	
28	I/O	I/O	
29	I/O	I/O	
30	I/O	I/O	
31	I/O	1/0	
32	GND	GND	
33	I/O	1/0	
34	I/O	I/O	
35	I/O	I/O	

100-Pin VQFP			
Pin Number	A42MX09 Function	A42MX16 Function	
36	I/O	I/O	
37	I/O	I/O	
38	V_{CCA}	V_{CCA}	
39	I/O	I/O	
40	I/O	I/O	
41	I/O	I/O	
42	I/O	I/O	
43	I/O	I/O	
44	GND	GND	
45	I/O	I/O	
46	I/O	I/O	
47	I/O	I/O	
48	I/O	I/O	
49	I/O	I/O	
50	SDO, I/O	SDO, I/O	
51	I/O	I/O	
52	I/O	I/O	
53	I/O	I/O	
54	I/O	I/O	
55	GND	GND	
56	I/O	I/O	
57	I/O	I/O	
58	I/O	I/O	
59	I/O	I/O	
60	I/O	I/O	
61	I/O	I/O	
62	GND	GND	
63	V_{CCA}	V _{CCA}	
64	V _{CCI}	V _{CCI}	
65	V_{CCA}	V _{CCA}	
66	I/O	I/O	
67	I/O	I/O	
68	I/O	I/O	
69	I/O	I/O	
70	GND	GND	

	100-Pin VQFP			
Pin Number	A42MX09 Function	A42MX16 Function		
71	I/O	I/O		
72	I/O	I/O		
73	I/O	I/O		
74	I/O	I/O		
75	I/O	I/O		
76	I/O	1/0		
77	SDI, I/O	SDI, I/O		
78	I/O	I/O		
79	I/O	1/0		
80	I/O	1/0		
81	I/O	1/0		
82	GND	GND		
83	I/O	1/0		
84	I/O	1/0		
85	PRA, I/O	PRA, I/O		
86	I/O	1/0		
87	CLKA, I/O	CLKA, I/O		
88	V_{CCA}	V_{CCA}		
89	I/O	I/O		
90	CLKB, I/O	CLKB, I/O		
91	I/O	I/O		
92	PRB, I/O	PRB, I/O		
93	I/O	I/O		
94	GND	GND		
95	I/O	I/O		
96	I/O	I/O		
97	I/O	I/O		
98	I/O	I/O		
99	I/O	I/O		
100	DCLK, I/O	DCLK, I/O		

2-22 v3.1



176-Pin TQFP




Figure 2-9 • 176-Pin TQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

176-Pin TQFP			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
1	GND	GND	GND
2	MODE	MODE	MODE
3	I/O	1/0	I/O
4	I/O	1/0	I/O
5	I/O	1/0	I/O
6	I/O	1/0	I/O
7	I/O	1/0	I/O
8	NC	NC	I/O
9	I/O	I/O	I/O
10	NC	I/O	I/O
11	NC	I/O	I/O
12	I/O	I/O	I/O
13	NC	V _{CCA}	V _{CCA}
14	I/O	1/0	1/0
15	I/O	I/O	I/O
16	I/O	1/0	1/0
17	I/O	1/0	I/O
18	GND	GND	GND
19	NC	1/0	1/0
20	NC	1/0	1/0
21	I/O	I/O	I/O
22	NC	I/O	I/O
23	GND	GND	GND
24	NC	V _{CCI}	V _{CCI}
25	V _{CCA}	V _{CCA}	V _{CCA}
26	NC	1/0	1/0
27	NC	I/O	I/O
28	V _{CCI}	V _{CCA}	V _{CCA}
29	NC	1/0	1/0
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	I/O	1/0	1/0
33	NC	NC	1/0
34	I/O	I/O	I/O
35	I/O	1/0	I/O

176-Pin TQFP					
Pin Number					
36	I/O	I/O	1/0		
37	NC	I/O	1/0		
38	NC	NC	1/0		
39	I/O	I/O	1/0		
40	I/O	I/O	1/0		
41	I/O	I/O	1/0		
42	I/O	I/O	1/0		
43	I/O	I/O	1/0		
44	1/0	I/O	1/0		
45	GND	GND	GND		
46	I/O	I/O	TMS, I/O		
47	I/O	I/O	TDI, I/O		
48	I/O	I/O	1/0		
49	I/O	I/O	WD, I/O		
50	I/O	I/O	WD, I/O		
51	I/O	I/O	1/0		
52	NC	V _{CCI}	V _{CCI}		
53	I/O	I/O	1/0		
54	NC	I/O	1/0		
55	NC	I/O	WD, I/O		
56	I/O	I/O	WD, I/O		
57	NC	NC	1/0		
58	1/0	I/O	1/0		
59	I/O	I/O	WD, I/O		
60	1/0	I/O	WD, I/O		
61	NC	I/O	1/0		
62	I/O	I/O	1/0		
63	I/O	I/O	1/0		
64	NC	I/O	1/0		
65	1/0	I/O	1/0		
66	NC	I/O	1/0		
67	GND	GND	GND		
68	V_{CCA}	V_{CCA}	V_{CCA}		
69	I/O	I/O	WD, I/O		
70	I/O	1/0	WD, I/O		

2-24 v3.1





176-Pin TQFP				
Pin Number Function Function Function				
71	I/O	I/O	1/0	
72	I/O	I/O	I/O	
73	I/O	I/O	I/O	
74	NC	I/O	1/0	
75	I/O	I/O	I/O	
76	I/O	I/O	I/O	
77	NC	NC	WD, I/O	
78	NC	I/O	WD, I/O	
79	I/O	I/O	I/O	
80	NC	I/O	I/O	
81	I/O	I/O	I/O	
82	NC	V _{CCI}	V _{CCI}	
83	I/O	I/O	1/0	
84	I/O	I/O	WD, I/O	
85	I/O	I/O	WD, I/O	
86	NC	I/O	I/O	
87	SDO, I/O	SDO, I/O	SDO, TDO, I/O	
88	I/O	I/O	I/O	
89	GND	GND	GND	
90	I/O	I/O	I/O	
91	I/O	I/O	I/O	
92	I/O	I/O	I/O	
93	I/O	I/O	I/O	
94	I/O	I/O	1/0	
95	I/O	I/O	1/0	
96	NC	I/O	I/O	
97	NC	I/O	I/O	
98	I/O	I/O	I/O	
99	I/O	I/O	I/O	
100	I/O	I/O	I/O	
101	NC	NC	I/O	
102	I/O	I/O	I/O	
103	NC	I/O	I/O	
104	I/O	I/O	I/O	
105	I/O	I/O	I/O	

176-Pin TQFP			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
106	GND	GND	GND
107	NC	I/O	1/0
108	NC	I/O	TCK, I/O
109	LP	LP	LP
110	V _{CCA}	V _{CCA}	V _{CCA}
111	GND	GND	GND
112	V _{CCI}	V _{CCI}	V _{CCI}
113	V _{CCA}	V_{CCA}	V_{CCA}
114	NC	I/O	1/0
115	NC	1/0	1/0
116	NC	V _{CCA}	V _{CCA}
117	I/O	I/O	1/0
118	I/O	I/O	1/0
119	I/O	I/O	1/0
120	I/O	I/O	1/0
121	NC	NC	1/0
122	I/O	I/O	1/0
123	I/O	I/O	1/0
124	NC	I/O	1/0
125	NC	1/0	1/0
126	NC	NC	1/0
127	I/O	I/O	1/0
128	I/O	I/O	I/O
129	I/O	I/O	I/O
130	I/O	I/O	I/O
131	I/O	I/O	I/O
132	I/O	I/O	I/O
133	GND	GND	GND
134	I/O	I/O	I/O
135	SDI, I/O	SDI, I/O	SDI, I/O
136	NC	I/O	1/0
137	I/O	1/0	WD, I/O
138	I/O	I/O	WD, I/O
139	I/O	I/O	I/O
140	NC	V _{CCI}	V _{CCI}

176-Pin TQFP			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
141	I/O	I/O	1/0
142	I/O	1/0	1/0
143	NC	I/O	1/0
144	NC	I/O	WD, I/O
145	NC	NC	WD, I/O
146	I/O	I/O	1/0
147	NC	I/O	1/0
148	I/O	1/0	1/0
149	I/O	I/O	1/0
150	I/O	1/0	WD, I/O
151	NC	1/0	WD, I/O
152	PRA, I/O	PRA, I/O	PRA, I/O
153	I/O	I/O	I/O
154	CLKA, I/O	CLKA, I/O	CLKA, I/O
155	V_{CCA}	V_{CCA}	V_{CCA}
156	GND	GND	GND
157	I/O	I/O	1/0
158	CLKB, I/O	CLKB, I/O	CLKB, I/O

176-Pin TQFP				
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function	
159	I/O	1/0	1/0	
160	PRB, I/O	PRB, I/O	PRB, I/O	
161	NC	1/0	WD, I/O	
162	I/O	1/0	WD, I/O	
163	I/O	I/O	1/0	
164	I/O	I/O	I/O	
165	NC	NC	WD, I/O	
166	NC	I/O	WD, I/O	
167	I/O	I/O	I/O	
168	NC	I/O	I/O	
169	I/O	I/O	I/O	
170	NC	V _{CCI}	V _{CCI}	
171	I/O	I/O	WD, I/O	
172	I/O	1/0	WD, I/O	
173	NC	I/O	I/O	
174	I/O	I/O	1/0	
175	DCLK, I/O	DCLK, I/O	DCLK, I/O	
176	I/O	I/O	1/0	

2-26 v3.1



Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version v3.1	Page
v3.0	A note was added to the "Ordering Information".	ii
April 2004	Note 1 was added to "Recommended Operating Conditions".	1-12
v2.0	The "Speed Grade and Temperature Grade Matrix" table is new.	page 1-ii
	The "Clock Networks" section was updated.	page 1-4
	The "I/O Modules" section was updated.	page 1-5
	The "Other Architectural Features" section is new	page 1-5
	The "Development Tool Support" section was updated.	page 1-11
	The "Electrical Specifications" table was updated.	page 1-12
	The "Junction Temperature" section was updated.	page 1-15
	Table 1-6 was updated.	page 1-15
	Figure 1-15 and Figure 1-16 were updated.	page 1-16
	Figure 1-17 was updated.	page 1-17
	Figure 1-18 was updated.	page 1-18
	The "Critical Nets and Typical Nets" section was updated.	page 1-25
	The "Timing Derating" section is new.	page 1-25
	Table 1-7 and Figure 1-32 were updated.	page 1-26
	Table 1-8 and Figure 1-33 were updated.	page 1-27
	All timing numbers contained in Table 1-9 through Table 1-14 were updated.	page 1-28 to page 1-41
	The "Pin Descriptions" section was updated.	page 1-45

Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Web-only." The definition of these categories are as follows:

Product Brief

The product brief is a summarized version of a advanced datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Actel and the Actel logo are registered trademarks of Actel Corporation.

All other trademarks are the property of their owners.



http://www.actel.com

Actel Corporation

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600

Actel Europe Ltd.

Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom

Phone +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490

Actel Japan

www.jp.actel.com

EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan

Phone +81.03.3445.7671 **Fax** +81.03.3445.7668

Actel Hong Kong www.actel.com.cn

Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong

Phone +852 2185 6460 **Fax** +852 2185 6488