



## N-Channel Enhancement-Mode Vertical DMOS FETs

### Ordering Information

BV <sub>DSS</sub> / BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	V <sub>GS(th)</sub> (max)	I <sub>D(ON)</sub> (min)	Order Number / Package			
				SO-8	TO-92	DPAK	Die†
400V	5.0Ω	2.0V	2.0A	TN2640LG	TN2640N3	TN2640K4	TN2640ND

† MIL visual screening available.

### Features

- Low threshold — 2.0V max.
- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

### Applications

- Logic level interfaces – ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

### Absolute Maximum Ratings

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


\* Distance of 1.6 mm from case for 10 seconds.

### Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### Package Options



Note: See Package Outline section for dimensions.

# Thermal Characteristics

Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>C</sub> = 25°C	θ <sub>jc</sub> °C/W	θ <sub>ja</sub> °C/W	I <sub>DR</sub> *	I <sub>DRM</sub>
TO-92	220mA	2.0A	1.0W	125	170	220mA	2.0A
SO-8	260mA	2.0A	1.3W†	24	96†	260mA	2.0A
DPAK	500mA	3.0A	2.5W†	6.25	50	500mA	3.0A

\* I<sub>D</sub> (continuous) is limited by max rated T<sub>J</sub>.

† Mounted on FR4 board, 25mm x 25mm x 1.57mm.


# Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	400			V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 1.0mA
V <sub>GS(th)</sub>	Gate Threshold Voltage	0.8		2.0	V	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 2.0mA
ΔV <sub>GS(th)</sub>	Change in V <sub>GS(th)</sub> with Temperature		-2.5	-4.0	mV/°C	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 2.0mA
I <sub>GSS</sub>	Gate Body Leakage			100	nA	V <sub>GS</sub> = ± 20V, V <sub>DS</sub> = 0V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			10	μA	V <sub>GS</sub> = 0V, V <sub>DS</sub> = Max Rating
				1.0	mA	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0.8 Max Rating T <sub>A</sub> = 125°C
I <sub>D(ON)</sub>	ON-State Drain Current	1.5	3.5		A	V <sub>GS</sub> = 5.0V, V <sub>DS</sub> = 25V
		2.0	4.0			V <sub>GS</sub> = 10V, V <sub>DS</sub> = 25V
R <sub>DS(ON)</sub>	Static Drain-to-Source ON-State Resistance		3.2	5.0	Ω	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 500mA
			3.0	5.0		V <sub>GS</sub> = 10V, I <sub>D</sub> = 500mA
ΔR <sub>DS(ON)</sub>	Change in R <sub>DS(ON)</sub> with Temperature			0.75	%/°C	V <sub>GS</sub> = 10V, I <sub>D</sub> = 500mA
G <sub>FS</sub>	Forward Transconductance	200	330		mS	V <sub>DS</sub> = 25V, I <sub>D</sub> = 100mA
C <sub>ISS</sub>	Input Capacitance		210	225	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V f = 1.0 MHz
C <sub>OSS</sub>	Common Source Output Capacitance		30	50		
C <sub>RSS</sub>	Reverse Transfer Capacitance		8.0	15		
t <sub>d(ON)</sub>	Turn-ON Delay Time		4.0	15	ns	V <sub>DD</sub> = 25V, I <sub>D</sub> = 2.0A, R <sub>GEN</sub> = 25Ω
t <sub>r</sub>	Rise Time		15	20		
t <sub>d(OFF)</sub>	Turn-OFF Delay Time		20	25		
t <sub>f</sub>	Fall Time		22	27		
V <sub>SD</sub>	Diode Forward Voltage Drop			0.9	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 200mA
t <sub>rr</sub>	Reverse Recovery Time		300		ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 1.0A

**Notes:**


1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

# Switching Waveforms and Test Circuit




# Typical Performance Curves


Output Characteristics




Saturation Characteristics




Transconductance vs. Drain Current




Power Dissipation vs. Temperature



Maximum Rated Safe Operating Area




Thermal Response Characteristics




# Typical Performance Curves


BV<sub>DSS</sub> Variation with Temperature




On-Resistance vs. Drain Current




Transfer Characteristics




V<sub>TH</sub> and R<sub>DS</sub> Variation with Temperature






Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics




**8-Lead Small Outline Package (LG, TG) (MS-012AA)**



Note: Circle (e.g.  $\textcircled{B}$ ) indicates JEDEC Reference.

Measurement Legend =  $\frac{\text{Dimensions in Inches}}{\text{(Dimensions in Millimeters)}}$


## 3 Lead TO-92 Plastic Package (N3)



Note: Circle (e.g. (B)) indicates JEDEC Reference.

Measurement Legend =  $\frac{\text{Dimensions in Inches}}{\text{(Dimensions in Millimeters)}}$

## 3 Lead TO-252 (D-PAK) Package (K4)



Note: Circle (e.g. Ⓟ) indicates JEDEC Reference.

Measurement Legend =  $\frac{\text{Dimensions in Inches}}{\text{(Dimensions in Millimeters)}}$