Product marking for TO-243AA

TP5A\*

Where \*=2-week alpha date code



# P-Channel Enhancement-Mode Vertical DMOS FETs

## **Ordering Information**

ſ	BV <sub>DSS</sub> /	R <sub>DS(ON)</sub>	V <sub>GS(th)</sub>	I <sub>D(ON)</sub>	Orde	er Number / Pack	age
	BV <sub>DGS</sub>	(max)	(max)	(min)	TO-2	43AA*	Die <sup>†</sup>
	-100V	3.5Ω	-2.4V	-1.5A	TP2510N8	TP2510N8-G	TP2510ND

\* Same as SOT-89. Product supplied on 2000 piece carrier tape reels.

<sup>†</sup>MIL visual screening available.

-G indicates package is RoHS compliant ('Green')

#### **Features**

- □ Low threshold -2.4V max.
- □ High input impedance
- □ Low input capacitance 125pF max.
- Fast switching speeds
- Low on resistance
- □ Free from secondary breakdown
- Low input and output leakage
- □ Complementary N- and P-channel devices

### **Applications**

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

# **Absolute Maximum Ratings**

Drain-to-Source Voltage	$BV_{DSS}$
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C
<b>+</b>	

\* Distance of 1.6 mm from case for 10 seconds.

#### 11/10/05


Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.



These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's wellproven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

#### **Package Option**



# **Thermal Characteristics**

Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>A</sub> = 25°C	θ <sub>jc</sub> °C/W	θ <sub>ja</sub> °C/W	I <sub>DR</sub> *	I <sub>DRM</sub>	
TO-243AA	-480mA	-2.5A	1.6W <sup>†</sup>	15	78 <sup>†</sup>	-480mA	-2.5A	

 $I_D$  (continuous) is limited by max rated  $T_j$ .

<sup>1</sup>D (continuous) is infinited by max rated 1j.
<sup>1</sup>Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P<sub>D</sub> increase possible on ceramic substrate.

## Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	-100			V	$V_{GS} = 0V, I_{D} = -2.0mA$	
V <sub>GS(th)</sub>	Gate Threshold Voltage	-1.0		-2.4	V	$V_{GS} = V_{DS}$ , $I_D = -1.0$ mA	
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			5.0	mV/°C	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{mA}$	
I <sub>GSS</sub>	Gate Body Leakage			-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			-10	μΑ	$V_{GS} = 0V, V_{DS} = Max Rating$	
				-1.0	mA	$V_{GS} = 0V$ , $V_{DS} = 0.8$ Max Rating $T_A = 125$ °C	
I <sub>D(ON)</sub>	ON-State Drain Current	-0.4	-0.6		A	$V_{GS} = -5.0V, V_{DS} = -25V$	
		-1.5	-2.5			$V_{GS} = -10V, V_{DS} = -25V$	
R <sub>DS(ON)</sub>	Static Drain-to-Source		5.0	7.0	Ω	$V_{GS} = -5.0V, I_{D} = -250mA$	
	ON-State Resistance		2.0	3.5		$V_{GS} = -10V, I_{D} = -0.75A$	
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with Temperature			1.7	%/°C	$V_{GS} = -10V, I_{D} = -0.75A$	
G <sub>FS</sub>	Forward Transconductance	300	360		۳۵	$V_{DS} = -25V, I_{D} = -0.75A$	
C <sub>ISS</sub>	Input Capacitance		80	125		V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V	
C <sub>OSS</sub>	Common Source Output Capacitance		40	70	pF	f = 1.0  MHz	
C <sub>RSS</sub>	Reverse Transfer Capacitance		10	25			
t <sub>d(ON)</sub>	Turn-ON Delay Time			10		V <sub>DD</sub> = -25V,	
t <sub>r</sub>	Rise Time			15	ns	$I_{\rm D} = -1.0$ A,	
t <sub>d(OFF)</sub>	Turn-OFF Delay Time			20	115	$R_{GEN} = 25\Omega$	
t <sub>f</sub>	Fall Time			15		$r_{GEN} = 2022$	
V <sub>SD</sub>	Diode Forward Voltage Drop			-1.8	V	$V_{GS} = 0V, I_{SD} = -1.0A$	
t <sub>rr</sub>	Reverse Recovery Time		300		ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -1.0A	

Notes:


1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)

2. All A.C. parameters sample tested.


# **Switching Waveforms and Test Circuit**




# **Typical Performance Curves**




Transconductance vs. Drain Current












Power Dissipation vs. Ambient Temperature




**Thermal Response Characteristics** 




### **Typical Performance Curves**









11/10/05

www.supertex.com

1235 Bordeaux Drive, Sunnyvale, CA 94089

TEL: (408) 744-0100 • FAX: (408) 222-4895