IS41C16105 IS41LV16105

1M x 16 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE

FEBRUARY 2000

ISSI[®]

FEATURES

- TTL compatible inputs and outputs; tristate I/O
- **Refresh Interval:** - 1,024 cycles/16 ms
- Refresh Mode: - RAS-Only, CAS-before-RAS (CBR), and Hidden
- JEDEC standard pinout
- Single power supply: - 5V ± 10% (IS41C16105) - 3.3V ± 10% (IS41LV16105)
- Byte Write and Byte Read operation via two CAS •
- Extended Temperature Range -30°C to 85°C
- Industrail Temperature Range -40°C to 85°C

PIN CONFIGURATIONS

44(50)-Pin TSOP (Type II)

42-Pin SOJ

VCC 1 44 GND I/O0 2 43 I/O15 I/O1 3 42 I/O14 I/O2 4 41 I/O13 I/O3 5 40 I/O12 VCC 6 39 GND I/O4 7 38 I/O11 I/O5 8 37 I/O10 I/O6 9 36 I/O9 I/O4 7 38 I/O11 I/O5 8 37 I/O10 I/O6 9 36 I/O9 I/O7 10 35 I/O8 NC 11 34 NC NC 12 33 NC NC 13 32 LCAS WE 14 31 UCAS RAS 15 30 OE NC 17 28 A8 A0 18 27 A7 A1 19 26 A6 A2 20 25	VCC [1 ● I/O0 [2 I/O1 [3 I/O2 [4 I/O3 [5 VCC [6 I/O4 [7 I/O5 [8 I/O6 [9 I/O7 [10 NC [11 NC [12 WE [13 RAS [14 NC [15 NC [16 A0 [17 A1 [18 A2 [19 A3 [20 VCC [21	42 GNI 41 1/01 40 1/01 39 1/01 38 1/01 37 GNI 36 1/01 35 1/01 33 1/02 33 1/02 33 1/02 33 1/02 33 1/02 33 1/02 33 1/02 33 1/02 34 1/02 33 1/02 32 NC 31 1 CCA 30 1 UCA 30 1 UCA 29 1 OE 28 A9 27 A8 26 A7 25 A6 24 A5 23 A4 22 GNI

vcc [1 • Ŭ	42 🗍 GND
I/O0 [2	41 🛛 1/015
I/O1 [3	40 🛛 1/014
I/O2 [4	39 🗍 I/O13
I/O3	5	38 🗍 1/012
vcc [6	37 🗍 GND
I/O4	7	36 🛛 I/O11
I/O5	8	35 🗍 1/010
I/O6 [9	34 🗍 1/09
1/07	10	33 🗍 1/08
NC	11	32 🗍 NC
NC [12	31 LCAS
WE	13	30 UCAS
RAS	14	29 🗍 🖻

DESCRIPTION

The ISSI IS41C16105 and IS41LV16105 are 1,048,576 x 16-bit high-performance CMOS Dynamic Random Access Memories. Fast Page Mode allows 1,024 random accesses within a single row with access cycle time as short as 20 ns per 16-bit word. The Byte Write control, of upper and lower byte, makes the IS41C16105 ideal for use in 16-, 32-bit wide data bus systems.

These features make the IS41C16105 and IS41LV16105 ideally suited for high-bandwidth graphics, digital signal processing, highperformance computing systems, and peripheral applications.

The IS41C16105 and IS41LV16105 are packaged in a 42-pin 400-mil SOJ and 400-mil 44- (50-) pin TSOP (Type II).

KEY TIMING PARAMETERS

Parameter	-50	-60	Unit
Max. RAS Access Time (trac)	50	60	ns
Max. CAS Access Time (tcac)	13	15	ns
Max. Column Address Access Time (tAA)	25	30	ns
Min. Fast Page Mode Cycle Time (tpc)	20	25	ns
Min. Read/Write Cycle Time (tRc)	84	104	ns

PIN DESCRIPTIONS

A0-A9	Address Inputs
I/O0-15	Data Inputs/Outputs
WE	Write Enable
ŌĒ	Output Enable
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
Vcc	Power
GND	Ground
NC	No Connection


ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Silicon Solution, Inc.

🗋 A5 П А4 GND

Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. A 03/03/00



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function	RAS	LCAS	UCAS	WE	ŌĒ	Address tr/tc	VO
Standby	Н	Н	Н	Х	Х	Х	High-Z
Read: Word	L	L	L	Н	L	ROW/COL	Dout
Read: Lower Byte	L	L	Η	Η	L	ROW/COL	Lower Byte, Dout Upper Byte, High-Z
Read: Upper Byte	L	Η	L	Η	L	ROW/COL	Lower Byte, High-Z Upper Byte, Dout
Write: Word (Early Write)	L	L	L	L	Х	ROW/COL	Din
Write: Lower Byte (Early Write)	L	L	Η	L	Х	ROW/COL	Lower Byte, Dın Upper Byte, High-Z
Write: Upper Byte (Early Write)	L	Н	L	L	Х	ROW/COL	Lower Byte, High-Z Upper Byte, Dın
Read-Write ^(1,2)	L	L	L	H→L	L→H	ROW/COL	Dout, Din
Hidden Refresh Read ⁽²⁾	L→H→L	L	L	Н	L	ROW/COL	Dout
Write ^(1,3)	L→H→L	L	L	L	Х	ROW/COL	Dout
RAS-Only Refresh	L	Н	Н	Х	Х	ROW/NA	High-Z
CBR Refresh ⁽⁴⁾	H→L	L	L	Х	Х	Х	High-Z

Notes:

These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active).
 These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active).
 EARLY WRITE only.
 At least one of the two CAS signals must be active (LCAS or UCAS).



Functional Description

The IS41C16105 and IS41LV16105 is a CMOS DRAM optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 16 address bits. These are entered ten bits (A0-A9) at a time. The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS). RAS is used to latch the first nine bits and CAS is used the latter nine bits.

The IS41C16105 and IS41LV16105 has two \overline{CAS} controls, \overline{LCAS} and \overline{UCAS} . The \overline{LCAS} and \overline{UCAS} inputs internally generates a \overline{CAS} signal functioning in an identical manner to the single \overline{CAS} input on the other 1M x 16 DRAMs. The key difference is that each \overline{CAS} controls its corresponding I/O tristate logic (in conjunction with \overline{OE} and \overline{WE} and \overline{RAS}). \overline{LCAS} controls I/O0 through I/O7 and \overline{UCAS} controls I/O8 through I/O15.

The IS41C16105 and IS41LV16105 \overline{CAS} function is determined by the first \overline{CAS} (LCAS or UCAS) transitioning LOW and the last transitioning back HIGH. The two \overline{CAS} controls give the IS41C16105 and IS41LV16105 both BYTE READ and BYTE WRITE cycle capabilities.

Memory Cycle

A memory cycle is initiated by bring \overline{RAS} LOW and it is terminated by returning both \overline{RAS} and \overline{CAS} HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum tRAS time has expired. A new cycle must not be initiated until the minimum precharge time tRP, tcP has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of \overline{CAS} or \overline{OE} , whichever occurs last, while holding \overline{WE} HIGH. The column address must be held for a minimum time specified by tAR. Data Out becomes valid only when tRAC, tAA, tCAC and tOEA are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of \overline{CAS} and \overline{WE} , whichever occurs last. The input data must be valid at or before the falling edge of \overline{CAS} or \overline{WE} , whichever occurs last.

Refresh Cycle

To retain data, 1,024 refresh cycles are required in each 16 ms period. There are two ways to refresh the memory.

- 1. By clocking each of the 1,024 row addresses (A0 through A9) with RAS at least once every 16 ms. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 9-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Power-On

After application of the Vcc supply, an initial pause of 200 μ s is required followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS signal).

During power-on, it is recommended that \overline{RAS} track with Vcc or be held at a valid VIH to avoid current surges.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameters		Rating	Unit
Vτ	Voltage on Any Pin Relative to GND	5V	-1.0 to +7.0	V
		3.3V	-0.5 to +4.6	
Vcc	Supply Voltage	5V	-1.0 to +7.0	V
		3.3V	-0.5 to +4.6	
Ιουτ	Output Current		50	mA
PD	Power Dissipation		1	W
TA	Commercial Operation Temperature		0 to +70	°C
	Extended Temperature		-30 to +85	°C
	Industrail Temperature		-40 to +85	°C
Тѕтс	Storage Temperature		–55 to +125	°C

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)

Symbol	Parameter		Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	5V	4.5	5.0	5.5	V
		3.3V	3.0	3.3	3.6	
VIH	Input High Voltage	5V	2.4		Vcc + 1.0	V
		3.3V	2.0	—	Vcc + 0.3	
VIL	Input Low Voltage	5V	-1.0		0.8	V
		3.3V	-0.3	—	0.8	
Та	Commercial Ambient Temperature		0		70	°C
	Extended Ambient Temperature		-30	—	85	°C
	Industrail Ambient Temperature		-40		85	°C

CAPACITANCE^(1,2)

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A9	5	pF
CIN2	Input Capacitance: \overline{RAS} , \overline{UCAS} , \overline{LCAS} , \overline{WE} , \overline{OE}	7	pF
Сю	Data Input/Output Capacitance: I/O0-I/O15	7	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz,

ELECTRICAL CHARACTERISTICS⁽¹⁾

(Recommended Operating Condition	s unless otherwise noted.)
----------------------------------	----------------------------

Symbol	Parameter	Test Condition		Speed	Min.	Max.	Unit
lı∟	Input Leakage Current	Any input $0V \le V_{IN} \le V_{CC}$ Other inputs not under test = 0	V		-5	5	μA
lio	Output Leakage Current	Output is disabled (Hi-Z) 0V ≤ Vou⊤ ≤ Vcc			-5	5	μA
Vон	Output High Voltage Level	Іон = –5.0 mA (5V) Іон = –2.0 mA (3.3V)			2.4	_	V
Vol	Output Low Voltage Level	Io∟ = 4.2 mA (5V) Io∟ = 2.0 mA (3.3V)				0.4	V
lcc1	Standby Current: TTL	$\overline{RAS}, \overline{LCAS}, \overline{UCAS} \ge V_{IH}$ Commerical	5V 3.3V		_	3 3	mA
		Extended/Idustrial	5V 3.3V		_	4 4	mA
Icc2	Standby Current: CMOS	\overline{RAS} , \overline{LCAS} , $\overline{UCAS} \ge V_{CC} - 0.2V$	5V 3.3V		_	2 2	mA
Іссз	Operating Current: Random Read/Write ^(2,3,4) Average Power Supply Current	\overline{RAS} , \overline{LCAS} , \overline{UCAS} , Address Cycling, trc = trc (m	in.)	-50 -60	_	160 145	mA
Icc4	Operating Current: Fast Page Mode ^(2,3,4) Average Power Supply Current	$\overline{RAS} = V_{IL}, \overline{LCAS}, \overline{UCAS},$ Cycling tPc = tPc (min.)		-50 -60	_	90 80	mA
ICC5	Refresh Current: RAS-Only ^(2,3) Average Power Supply Current	$\overline{RAS} \text{ Cycling, } \overline{LCAS}, \overline{UCAS} \ge V$ trc = trc (min.)	Ин	-50 -60	_	160 145	mA
Icc6	Refresh Current: CBR ^(2,3,5) Average Power Supply Current	$\overline{\text{RAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{UCAS}}$ Cycling trc = trc (min.)		-50 -60	_	160 145	mA

Notes:

 An initial pause of 200 μs is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.

2. Dependent on cycle rates.

3. Specified values are obtained with minimum cycle time and the output open.

4. Column-address is changed once each Fast page cycle.

5. Enables on-chip refresh and address counters.

AC CHARACTERISTICS^(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

			50	-(60	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
trc	Random READ or WRITE Cycle Time	84	_	104		ns
trac	Access Time from RAS ^(6, 7)		50		60	ns
tcac	Access Time from CAS ^(6, 8, 15)		13		15	ns
taa	Access Time from Column-Address ⁽⁶⁾	_	25		30	ns
tras	RAS Pulse Width	50	10K	60	10K	ns
trp	RAS Precharge Time	30	_	40	_	ns
tcas	CAS Pulse Width ⁽²⁶⁾	8	10K	10	10K	ns
tcp	CAS Precharge Time ^(9, 25)	9	_	9		ns
tcsн	CAS Hold Time (21)	38	_	40		ns
trcd	RAS to CAS Delay Time ^(10, 20)	12	37	14	45	ns
tasr	Row-Address Setup Time	0	_	0		ns
trан	Row-Address Hold Time	8	_	10		ns
tasc	Column-Address Setup Time ⁽²⁰⁾	0	_	0		ns
tсан	Column-Address Hold Time ⁽²⁰⁾	8	_	10		ns
tar	Column-Address Hold Time (referenced to RAS)	30		40	_	ns
trad	RAS to Column-Address Delay Time(11)	10	25	12	30	ns
tral	Column-Address to RAS Lead Time	25	_	30		ns
trpc	RAS to CAS Precharge Time	5	_	5	_	ns
trsн	RAS Hold Time ⁽²⁷⁾	8	_	10	_	ns
tвнср	RAS Hold Time from CAS Precharge	37	_	37	_	ns
tc∟z	CAS to Output in Low-Z ^(15, 29)	0	_	0	_	ns
tCRP	CAS to RAS Precharge Time ⁽²¹⁾	5	_	5		ns
top	Output Disable Time ^(19, 28, 29)	3	15	3	15	ns
toe	Output Enable Time ^(15, 16)	_	13	_	15	ns
toed	Output Enable Data Delay (Write)	20	_	20		ns
tоенс	OE HIGH Hold Time from CAS HIGH	5	_	5		ns
toep	OE HIGH Pulse Width	10	_	10		ns
toes	OE LOW to CAS HIGH Setup Time	5	_	5		ns
trcs	Read Command Setup Time ^(17, 20)	0	_	0		ns
trrh	Read Command Hold Time (referenced to \overline{RAS}) ⁽¹²⁾	0	_	0	_	ns
trcн	Read Command Hold Time (referenced to \overline{CAS}) ^(12, 17, 21)	0	_	0	_	ns
twcн	Write Command Hold Time ^(17, 27)	8		10		ns

AC CHARACTERISTICS (Continued)^(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

			50		50		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	
twcr	Write Command Hold Time (referenced to RAS) ⁽¹⁷⁾	40	—	50	—	ns	
twp	Write Command Pulse Width(17)	8	—	10	—	ns	
twpz	WE Pulse Widths to Disable Outputs	10	—	10	—	ns	
trwL	Write Command to RAS Lead Time(17)	13	—	15	—	ns	
tcw∟	Write Command to CAS Lead Time ^(17, 21)	8	_	10	_	ns	
twcs	Write Command Setup Time ^(14, 17, 20)	0	_	0	_	ns	
t dhr	Data-in Hold Time (referenced to \overline{RAS})	39	_	39	_	ns	
tасн	Column-Address Setup Time to CAS Precharge during WRITE Cycle	15		15	—	ns	
tоен	OE Hold Time from WE during READ-MODIFY-WRITE cycle ⁽¹⁸⁾	8	—	10		ns	
tos	Data-In Setup Time ^(15, 22)	0	_	0	_	ns	
tdн	Data-In Hold Time ^(15, 22)	8	—	10	—	ns	
trwc	READ-MODIFY-WRITE Cycle Time	108		133	_	ns	
trwd	RAS to WE Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾	64	_	77	—	ns	
tcwp	\overline{CAS} to \overline{WE} Delay Time ^(14, 20)	26	_	32	_	ns	
tawd	Column-Address to WE Delay Time ⁽¹⁴⁾	39	_	47	—	ns	
tPC	Fast Page Mode READ or WRITE Cycle Time ⁽²⁴⁾	20		25	—	ns	
t RASP	RAS Pulse Width	50	100K	60	100K	ns	
t CPA	Access Time from CAS Precharge ⁽¹⁵⁾	_	30	_	35	ns	
t PRWC	READ-WRITE Cycle Time ⁽²⁴⁾	56	_	68	_	ns	
tсон	Data Output Hold after CAS LOW	5	_	5	_	ns	
toff	Output Buffer Turn-Off Delay from \overline{CAS} or $\overline{RAS}^{(13,15,19, 29)}$	1.6	12	1.6	15	ns	
twнz	Output Disable Delay from WE	3	10	3	10	ns	
tс∟сн	Last CAS going LOW to First CAS returning HIGH ⁽²³⁾	10		10	—	ns	
tcsr	CAS Setup Time (CBR REFRESH)(30, 20)	5	_	5	—	ns	
tснв	CAS Hold Time (CBR REFRESH) ^(30, 21)	8	_	10	—	ns	
tord	OE Setup Time prior to RAS during HIDDEN REFRESH Cycle	0		0	—	ns	
tref	Auto Refresh Period (1,024 Cycles)	_	16		16	ms	
t⊤	Transition Time (Rise or Fall) ^(2, 3)	1	50	1	50	ns	

AC TEST CONDITIONS

Output load: Two TTL Loads and 50 pF (Vcc = $5.0V \pm 10\%$) One TTL Load and 50 pF (Vcc = $3.3V \pm 10\%$)

Input timing reference levels: $V_{IH} = 2.4V$, $V_{IL} = 0.8V$ (Vcc = 5.0V ±10%); $V_{IH} = 2.0V$, $V_{IL} = 0.8V$ (Vcc = 3.3V ±10%)


Output timing reference levels: VOH = 2.0V, VOL = 0.8V ($Vcc = 5V \pm 10\%$, $3.3V \pm 10\%$)

Notes:

- 1. An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.
- 2. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between VIH and VIL (or between VIL and VIH) and assume to be 1 ns for all inputs.
- 3. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 4. If \overline{CAS} and $\overline{RAS} = V_{IH}$, data output is High-Z.
- 5. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- 7. Assumes that tRCD tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 8. Assumes that tRCD tRCD (MAX).
- 9. If CAS is LOW at the falling edge of RAS, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, CAS and RAS must be pulsed for tcp.
- 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 11. Operation within the tRAD (MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, access time is controlled exclusively by tAA.
- 12. Either tRCH or tRRH must be satisfied for a READ cycle.
- 13. toff (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL.
- 14. twcs, tRWD, tawD and tcWD are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If tRWD tRWD (MIN), tawD taWD (MIN) and tcWD tcWD (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to VIH) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input, I/O0-I/O7 by LCAS and I/O8-I/O15 by UCAS.
- 16. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, I/O goes open. If OE is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as \overline{WE} going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and toeH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and OE is taken back to LOW after toEH is met.
- 19. The I/Os are in open during READ cycles once top or topp occur.
- 20. The first $\chi \overline{CAS}$ edge to transition LOW.
- 21. The last χCAS edge to transition HIGH.
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. Last falling $\chi \overline{CAS}$ edge to first rising $\chi \overline{CAS}$ edge.
- 24. Last rising $\chi \overline{CAS}$ edge to next cycle's last rising $\chi \overline{CAS}$ edge.
- 25. Last rising χCAS edge to first falling χCAS edge.
- 26. Each χCAS must meet minimum pulse width.
- 27. Last χCAS to go LOW.
- 28. I/Os controlled, regardless UCAS and LCAS.
- 29. The 3 ns minimum is a parameter guaranteed by design.
- 30. Enables on-chip refresh and address counters.



FAST-PAGE-MODE READ CYCLE




Note:

1. TOFF is referenced from rising edge of RAS or CAS, whichever occurs last.




FAST PAGE MODE READ-MODIFY-WRITE CYCLE






FAST-PAGE-MODE EARLY WRITE CYCLE (DE = DON'T CARE)




FAST-PAGE-MODE READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)






FAST PAGE MODE EARLY WRITE CYCLE




AC WAVEFORMS

READ CYCLE (With WE-Controlled Disable)




RAS-ONLY REFRESH CYCLE (OE, WE = DON'T CARE)




Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. A 03/03/00



CBR REFRESH CYCLE (Addresses; WE, OE = DON'T CARE)



HIDDEN REFRESH CYCLE⁽¹⁾ (\overline{WE} = HIGH; \overline{OE} = LOW)



Notes:

1. A Hidden Refresh may also be performed after a Write Cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.

2. toFF is referenced from rising edge of RAS or CAS, whichever occurs last.

ORDERING INFORMATION : 5V

Commercial Range: 0.C to 70.C

Speed (ns) Order Part No.		Package
50	IS41C16105-50K	400-mil SOJ
	IS41C16105-50T	400-mil TSOP (Type II)
60	IS41C16105-60K	400-mil SOJ
	IS41C16105-60T	400-mil TSOP (Type II)

Extended Range: -30·C to 85·C

Speed (ns)	Order Part No.	Package
50	IS41C16105-50KE	400-mil SOJ
	IS41C16105-50TE	400-mil TSOP (Type II)
60	IS41C16105-60KE	400-mil SOJ
	IS41C16105-60TE	400-mil TSOP (Type II)

Industrial Range: -40·C to 85·C

Speed (ns) Order Part No.		Package
50	IS41C16105-50KI	400-mil SOJ
	IS41C16105-50TI	400-mil TSOP (Type II)
60	IS41C16105-60KI	400-mil SOJ
	IS41C16105-60TI	400-mil TSOP (Type II)

ORDERING INFORMATION : 3.3V

Commercial Range: 0.C to 70.C

Speed (ns) Order Part No.		Package
50	IS41LV16105-50K IS41LV16105-50T	400-mil SOJ 400-mil TSOP (Type II)
60	IS41LV16105-60K IS41LV16105-60T	400-mil SOJ 400-mil TSOP (Type II)

Extended Range: -30·C to 85·C

Speed (ns)	Order Part No.	Package
50	IS41LV16105-50KE IS41LV16105-50TE	400-mil SOJ 400-mil TSOP (Type II)
60	IS41LV16105-60KE IS41LV16105-60TE	400-mil SOJ 400-mil TSOP (Type II)

Industrial Range: -40.C to 85.C

Speed (ns)) Order Part No.	Package
50	IS41LV16105-50KI IS41LV16105-50TI	400-mil SOJ 400-mil TSOP (Type II)
60	IS41LV16105-60KI IS41LV16105-60TI	400-mil SOJ 400-mil TSOP (Type II)

ISSI®

Integrated Silicon Solution, Inc.

2231 Lawson Lane Santa Clara, CA 95054 Tel: 1-800-379-4774 Fax: (408) 588-0806 E-mail: sales@issi.com www.issi.com