## FEATURES

Single-channel, 128-/64-/32-position resolution $5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 80 \mathrm{k} \Omega$ nominal resistance
Maximum $\pm 8 \%$ nominal resistor tolerance error Low wiper resistance
$\pm 6 \mathrm{~mA}$ maximum wiper current density
Rheostat mode temperature coefficient: $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ Potentiometer mode temperature coefficient: $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
2.3 V to 5.5 V single-supply operation

Power-on EEPROM refresh time < $\mathbf{5 0} \boldsymbol{\mu s}$
Simple up/down manual or digital configurable control
Chip select enable multiple device operation
50 -year typical data retention at $125^{\circ} \mathrm{C}$
1 million write cycles
Wide operating temperature: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thin, $\mathbf{2 ~ m m} \times \mathbf{2 ~ m m} \times 0.55 \mathrm{~mm}$ 8-lead LFCSP package

## APPLICATIONS

Mechanical potentiometer replacement
Portable electronics level adjustment
Audio volume control
Low resolution DAC
LCD panel brightness and contrast control
Programmable voltage to current conversion
Programmable filters, delays, time constants
Feedback resistor programmable power supply
Sensor calibration

## GENERAL DESCRIPTION

The AD5111/AD5113/AD5115 provide a nonvolatile solution for 128-/64-/32-position adjustment applications, offering guaranteed low resistor tolerance errors of $\pm 8 \%$ and up to $\pm 6 \mathrm{~mA}$ current density in the $\mathrm{A}, \mathrm{B}$, and W pins. The low resistor tolerance, low nominal temperature coefficient, and high bandwidth simplify open-loop applications, as well as tolerance matching applications.

The new low wiper resistance feature minimizes the wiper resistance in the extremes of the resistor array to only $45 \Omega$, typical.
A simple 3-wire up/down interface allows manual switching or high speed digital control with clock rates up to 50 MHz .

FUNCTIONAL BLOCK DIAGRAM


The AD5111/AD5113/AD5115 are available in a $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ LFCSP package. The parts are guaranteed to operate over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

Table 1. $\pm 8 \%$ Resistance Tolerance Family

| Model | Resistance (k®) | Position | Interface |
| :--- | :--- | :--- | :--- |
| AD5110 | 10,80 | 128 | $I^{2} \mathrm{C}$ |
| AD5111 | 10,80 | 128 | Up/down |
| AD5112 | $5,10,80$ | 64 | $I^{2} \mathrm{C}$ |
| AD5113 | $5,10,80$ | 64 | Up/down |
| AD5116 | $5,10,80$ | 64 | Push-button |
| AD5114 | 10,80 | 32 | $I^{2} \mathrm{C}$ |
| AD5115 | 10,80 | 32 | Up/down |

Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

## AD5111/AD5113/AD5115

## TABLE OF CONTENTS

Features1
Applications ..... 1
Functional Block Diagram .....  1
General Description ..... 1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics-AD5111 ..... 3
Electrical Characteristics-AD5113 ..... 5
Electrical Characteristics-AD5115 ..... 7
Interface Timing Specifications ..... 9
Timing Diagram ..... 9
Absolute Maximum Ratings ..... 10
Thermal Resistance ..... 10
ESD Caution ..... 10
Pin Configuration and Function Descriptions. ..... 11
Typical Performance Characteristics ..... 12
Test Circuits ..... 17
Theory of Operation ..... 18
RDAC Register and EEPROM ..... 18
Basic Operation ..... 18
Low Wiper Resistance Feature ..... 18
Shutdown Mode ..... 18
EEPROM Write Operation ..... 18
RDAC Architecture ..... 19
Programming the Variable Resistor ..... 19
Programming the Potentiometer Divider ..... 20
Terminal Voltage Operating Range ..... 20
Power-Up Sequence ..... 21
Layout and Power Supply Biasing ..... 21
Outline Dimensions ..... 22
Ordering Guide ..... 22

## REVISION HISTORY

10/11-Revision 0: Initial Version

AD5111/AD5113/AD5115

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—AD5111

$10 \mathrm{k} \Omega$ and $80 \mathrm{k} \Omega$ versions: $\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE <br> Resolution <br> Resistor Integral Nonlinearity ${ }^{2}$ <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance Resistance Temperature Coefficient ${ }^{3}$ Wiper Resistance | N <br> R-INL <br> R-DNL <br> $\Delta R_{A B} / R_{A B}$ <br> $\left(\Delta \mathrm{R}_{\mathrm{AB}} / \mathrm{R}_{\mathrm{AB}}\right) / \Delta \mathrm{T} \times 10^{6}$ <br> Rw <br> $\mathrm{R}_{\mathrm{BS}}$ <br> $R_{T S}$ | $\begin{aligned} & \mathrm{R}_{A B}=10 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{DD}}=2.3 \mathrm{~V} \text { to } 2.7 \mathrm{~V} \\ & \mathrm{R}_{A B}=10 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{R}_{A B}=80 \mathrm{k} \Omega \\ & \\ & \text { Code }=\text { zero scale } \\ & \text { Code }=\text { bottom scale } \\ & \text { Code }=\text { top scale } \end{aligned}$ | $\begin{aligned} & 7 \\ & -2.5 \\ & -1 \\ & -0.5 \\ & -1 \\ & -8 \end{aligned}$ | $\pm 0.5$ $\pm 0.25$ $\pm 0.1$ $\pm 0.25$ 35 70 45 70 | $\begin{aligned} & +2.5 \\ & +1 \\ & +0.5 \\ & +1 \\ & +8 \\ & \\ & 140 \\ & 80 \\ & 140 \end{aligned}$ | Bits LSB LSB LSB LSB $\%$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\Omega$ $\Omega$ $\Omega$ |
| DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE Integral Nonlinearity ${ }^{4}$ Differential Nonlinearity ${ }^{4}$ Full-Scale Error Zero-Scale Error Voltage Divider Temperature Coefficient ${ }^{3}$ | INL <br> DNL <br> VWFSE <br> V wZSE $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}\right) / \Delta \mathrm{T} \times 10^{6}$ | $\begin{aligned} & \mathrm{R}_{A B}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=80 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=80 \mathrm{k} \Omega \\ & \mathrm{Code}=\text { half scale } \end{aligned}$ | $\begin{aligned} & -0.5 \\ & -0.5 \\ & -2.5 \\ & -1.5 \end{aligned}$ | $\begin{aligned} & \pm 0.15 \\ & \pm 0.15 \end{aligned}$ $\pm 10$ | $\begin{aligned} & +0.5 \\ & +0.5 \\ & \\ & 1.5 \\ & 0.5 \end{aligned}$ | LSB <br> LSB <br> LSB <br> LSB <br> LSB <br> LSB <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| RESISTOR TERMINALS <br> Maximum Continuous $I_{A}, I_{B}$, and $I_{w}$ Current $^{3}$ <br> Terminal Voltage Range ${ }^{5}$ Capacitance A, Capacitance B ${ }^{3,6}$ <br> Capacitance W ${ }^{3,6}$ <br> Common-Mode Leakage Current ${ }^{3}$ | $\begin{aligned} & C_{A}, C_{B} \\ & C_{W} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{A B}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=80 \mathrm{k} \Omega \end{aligned}$ <br> $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, code $=$ half scale $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, code $=$ half scale $V_{A}=V_{W}=V_{B}$ | -6 <br> -1.5 <br> GND $-500$ | 20 <br> 35 $\pm 15$ | $\begin{aligned} & +6 \\ & +1.5 \\ & V_{D D} \end{aligned}$ $+500$ | mA <br> mA <br> V <br> pF <br> pF <br> nA |
| DIGITAL INPUTS Input Logic ${ }^{3}$ High Low Input Current ${ }^{3}$ Input Capacitance ${ }^{3}$ | $\begin{aligned} & \mathrm{V}_{\mathbb{N H}} \\ & \mathrm{V}_{\mathrm{INL}} \\ & \mathrm{I}_{\mathrm{N}} \\ & \mathrm{C}_{\mathrm{IN}} \end{aligned}$ |  | 2 | 5 | $\begin{aligned} & 0.8 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| POWER SUPPLIES <br> Single-Supply Power Range <br> Positive Supply Current <br> EEMEM Store Current ${ }^{3,7}$ <br> EEMEM Read Current ${ }^{3,8}$ <br> Power Dissipation ${ }^{9}$ <br> Power Supply Rejection ${ }^{3}$ | ID <br> lod_nvm_store <br> Idd_NVM_READ <br> PDISS <br> PSR | $\begin{aligned} & \mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{IL}}=\mathrm{GND}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{LL}}=\mathrm{GND} \\ & \Delta \mathrm{~V}_{\mathrm{DD}} / \Delta \mathrm{V}_{S S}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=80 \mathrm{k} \Omega \end{aligned}$ | 2.3 | $\begin{aligned} & 750 \\ & 2 \\ & 320 \\ & 5 \\ & \\ & -50 \\ & -64 \end{aligned}$ | 5.5 | V <br> nA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{W}$ <br> dB <br> dB |


| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS ${ }^{3} 10$ |  |  |  |  |  |  |
| Bandwidth | BW | $\begin{aligned} & \text { Code }=\text { half scale, }-3 \mathrm{~dB} \\ & \mathrm{R}_{A B}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=80 \mathrm{k} \Omega \end{aligned}$ |  |  |  |  |
|  |  |  |  | 2 |  | MHz |
|  |  |  |  | 200 |  | kHz |
| Total Harmonic Distortion | THD | $\begin{aligned} & V_{A}=V_{D D} / 2+1 \mathrm{Vrms}, V_{B}=V_{D D} / \\ & 2, f=1 \mathrm{kHz}, \text { code }=\text { half scale } \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ |  | -80 |  | dB |
|  |  | $\mathrm{R}_{\mathrm{AB}}=80 \mathrm{k} \Omega$ |  | -85 |  | dB |
| $\mathrm{V}_{\mathrm{w}}$ Settling Time | $\mathrm{t}_{\text {s }}$ | $\mathrm{V}_{\mathrm{A}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \pm 0.5 \mathrm{LSB}$ <br> error band |  |  |  |  |
|  |  | $\mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega$ |  | 3 |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=80 \mathrm{k} \Omega$ |  | 12 |  | $\mu \mathrm{S}$ |
| Resistor Noise Density | $\mathrm{e}_{\text {N_wb }}$ | $\begin{aligned} & \text { Code }=\text { half scale }, T_{A}=25^{\circ} \mathrm{C}, \\ & f=100 \mathrm{kHz} \end{aligned}$ |  |  |  |  |
|  |  | $\mathrm{R}_{\text {AB }}=10 \mathrm{k} \Omega$ |  | 9 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  |  | $\mathrm{R}_{A B}=80 \mathrm{k} \Omega$ |  | 20 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| FLASH/EE MEMORY RELIABILITY ${ }^{3}$ |  |  |  |  |  |  |
| Endurance ${ }^{11}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1 |  | MCycles |
|  |  |  | 100 |  |  | kCycles |
| Data Retention ${ }^{12}$ |  |  |  | 50 |  | Years |

${ }^{1}$ Typical values represent average readings at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{2} \mathrm{R}$-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $0.8 \times V_{D D} / R_{A B}$.
${ }^{3}$ Guaranteed by design and characterization; not subject to production test.
${ }^{4} I N L$ and DNL are measured at $V_{W B}$ with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{5}$ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on current direction with respect to each other.
${ }^{6} \mathrm{C}_{\mathrm{A}}$ is measured with $\mathrm{V}_{\mathrm{W}}=\mathrm{V}_{\mathrm{A}}=2.5 \mathrm{~V}, \mathrm{C}_{B}$ is measured with $\mathrm{V}_{\mathrm{W}}=\mathrm{V}_{\mathrm{B}}=2.5 \mathrm{~V}$, and $\mathrm{C}_{\mathrm{W}}$ is measured with $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=2.5 \mathrm{~V}$.
${ }^{7}$ Different from operating current; supply current for NVM program lasts approximately 30 ms .
${ }^{8}$ Different from operating current; supply current for NVM read lasts approximately $20 \mu \mathrm{~s}$.
${ }^{9} \mathrm{P}_{\text {DISS }}$ is calculated from (IDD $\times \mathrm{V}_{D D}$ ).
${ }^{10}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{11}$ Endurance is qualified at 100,000 cycles per JEDEC Standard 22, Method A117 and measured at $150^{\circ} \mathrm{C}$.
${ }^{12}$ Retention lifetime equivalent at junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) is $125^{\circ} \mathrm{C}$ per JEDEC Standard 22 , Method A117. Retention lifetime based on an activation energy of 1 eV derates with junction temperature in the Flash/EE memory.

## ELECTRICAL CHARACTERISTICS—AD5113

$5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega$, and $80 \mathrm{k} \Omega$ versions: $\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { DC CHARACTERISTICS—RHEOSTAT MODE } \\ & \text { Resolution } \\ & \text { Resistor Integral Nonlinearity }{ }^{2} \\ & \\ & \text { Resistor Differential Nonlinearity }{ }^{2} \\ & \text { Nominal Resistor Tolerance } \\ & \text { Resistance Temperature Coefficient }{ }^{3} \\ & \text { Wiper Resistance } \end{aligned}$ | N <br> R-INL <br> R-DNL <br> $\Delta \mathrm{R}_{\mathrm{AB}} / \mathrm{R}_{\mathrm{AB}}$ <br> $\left(\Delta \mathrm{R}_{\mathrm{AB}} / \mathrm{R}_{\mathrm{AB}}\right) / \Delta \mathrm{T} \times 10^{6}$ <br> Rw <br> RBS <br> RTS | $\begin{aligned} & \mathrm{R}_{A B}=5 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{DD}}=2.3 \mathrm{~V} \text { to } 2.7 \mathrm{~V} \\ & \mathrm{R}_{A B}=5 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=80 \mathrm{k} \Omega \\ & \\ & \text { Code = zero scale } \\ & \text { Code = bottom scale } \\ & \text { Code = top scale } \end{aligned}$ | $\begin{aligned} & -2.5 \\ & -1 \\ & -1 \\ & -0.25 \\ & -1 \\ & -8 \end{aligned}$ | $\begin{aligned} & \pm 0.5 \\ & \pm 0.25 \\ & \pm 0.25 \\ & \pm 0.1 \\ & \pm 0.25 \\ & \\ & 35 \\ & 70 \\ & 45 \\ & 70 \end{aligned}$ | $\begin{aligned} & +2.5 \\ & +1 \\ & +1 \\ & +0.25 \\ & +1 \\ & +8 \\ & \\ & 140 \\ & 80 \\ & 140 \end{aligned}$ | Bits <br> LSB <br> LSB <br> LSB <br> LSB <br> LSB <br> \% <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\Omega$ <br> $\Omega$ <br> $\Omega$ |
| DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE <br> Integral Nonlinearity ${ }^{4}$ Differential Nonlinearity ${ }^{4}$ Full-Scale Error <br> Zero-Scale Error <br> Voltage Divider Temperature Coefficient ${ }^{3}$ | INL <br> DNL <br> $\mathrm{V}_{\text {WFSE }}$ <br> VWZSE $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}\right) / \Delta \mathrm{T} \times 10^{6}$ | $\begin{aligned} & \mathrm{R}_{A B}=5 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=80 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=5 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=80 \mathrm{k} \Omega \\ & \mathrm{Code}=\text { half scale } \end{aligned}$ | $\begin{aligned} & -0.5 \\ & -0.5 \\ & -2.5 \\ & -1.5 \\ & -1 \end{aligned}$ | $\begin{aligned} & \pm 0.15 \\ & \pm 0.15 \\ & \\ & \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & +0.5 \\ & +0.5 \\ & \\ & 1.5 \\ & 1 \\ & 0.25 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| RESISTOR TERMINALS <br> Maximum Continuous $I_{A}, I_{B}$ and $I_{w}$ Current ${ }^{3}$ <br> Terminal Voltage Range ${ }^{5}$ Capacitance A, Capacitance B ${ }^{3,6}$ <br> Capacitance $\mathrm{W}^{3,6}$ <br> Common-Mode Leakage Current ${ }^{3}$ | $\begin{aligned} & C_{A}, C_{B} \\ & C_{W} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{A B}=5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=80 \mathrm{k} \Omega \end{aligned}$ <br> $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, code $=$ half scale $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, code $=$ half scale $V_{A}=V_{W}=V_{B}$ | $\begin{aligned} & -6 \\ & -1.5 \\ & \text { GND } \\ & \\ & -500 \end{aligned}$ | 20 <br> 35 $\pm 15$ | +6 <br> $+1.5$ <br> VDD $+500$ | mA mA V pF pF nA |
| DIGITAL INPUTS <br> Input Logic ${ }^{3}$ <br> High <br> Low <br> Input Current ${ }^{3}$ <br> Input Capacitance ${ }^{3}$ | $\mathrm{V}_{\mathrm{INH}}$ <br> VINL <br> $I_{n}$ <br> $\mathrm{C}_{\mathrm{IN}}$ |  | 2 | 5 | $\begin{aligned} & 0.8 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| POWER SUPPLIES <br> Single-Supply Power Range <br> Positive Supply Current <br> EEMEM Store Current ${ }^{3,7}$ <br> EEMEM Read Current ${ }^{3,8}$ <br> Power Dissipation ${ }^{9}$ <br> Power Supply Rejection ${ }^{3}$ | ID <br> Ido_Nvm_store <br> Idd_nvm_read <br> PoISS <br> PSR | $\begin{aligned} & \mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{IL}}=\mathrm{GND}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{IL}}=\mathrm{GND} \\ & \Delta \mathrm{~V}_{\mathrm{DD}} / \Delta \mathrm{V}_{\mathrm{SS}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{R}_{\mathrm{AB}}=5 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=80 \mathrm{k} \Omega \end{aligned}$ | 2.3 | $\begin{aligned} & 750 \\ & 2 \\ & 320 \\ & 5 \\ & \\ & -43 \\ & -50 \\ & -64 \\ & \hline \end{aligned}$ | 5.5 | V <br> nA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{W}$ <br> dB <br> dB <br> dB |


${ }^{1}$ Typical values represent average readings at $25^{\circ} \mathrm{C}, \mathrm{V}_{\text {DD }}=5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=0 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{2}$ R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $0.8 \times \mathrm{V}_{\mathrm{DD}} / \mathrm{R}_{\mathrm{AB}}$.
${ }^{3}$ Guaranteed by design and characterization; not subject to production test.
${ }^{4} I N L$ and DNL are measured at $V_{W B}$ with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{5}$ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on current direction with respect to each other.
${ }^{6} \mathrm{C}_{\mathrm{A}}$ is measured with $\mathrm{V}_{\mathrm{W}}=\mathrm{V}_{\mathrm{A}}=2.5 \mathrm{~V}, \mathrm{C}_{\mathrm{B}}$ is measured with $\mathrm{V}_{\mathrm{W}}=\mathrm{V}_{\mathrm{B}}=2.5 \mathrm{~V}$, and $\mathrm{C}_{\mathrm{w}}$ is measured with $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=2.5 \mathrm{~V}$.
${ }^{7}$ Different from operating current; supply current for NVM program lasts approximately 30 ms .
${ }^{8}$ Different from operating current; supply current for NVM read lasts approximately $20 \mu \mathrm{~s}$.
${ }^{9} \mathrm{P}_{\text {DISS }}$ is calculated from ( $\mathrm{I}_{D D} \times \mathrm{V}_{D D}$ ).
${ }^{10}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{11}$ Endurance is qualified at 100,000 cycles per JEDEC Standard 22, Method A117 and measured at $150^{\circ} \mathrm{C}$.
${ }^{12}$ Retention lifetime equivalent at junction temperature $\left(T_{j}\right)$ is $125^{\circ} \mathrm{C}$ per JEDEC Standard 22 , Method A117. Retention lifetime based on an activation energy of 1 eV derates with junction temperature in the Flash/EE memory.

## ELECTRICAL CHARACTERISTICS—AD5115

$10 \mathrm{k} \Omega$ and $80 \mathrm{k} \Omega$ versions: $\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 4.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE <br> Resolution <br> Resistor Integral Nonlinearity ${ }^{2}$ <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance <br> Resistance Temperature Coefficient ${ }^{3}$ Wiper Resistance | N <br> R-INL <br> R-DNL <br> $\Delta R_{A B} / R_{A B}$ <br> $\left(\Delta \mathrm{R}_{\mathrm{AB}} / \mathrm{R}_{\mathrm{AB}}\right) / \Delta \mathrm{T} \times 10^{6}$ <br> $\mathrm{R}_{\mathrm{w}}$ <br> $\mathrm{R}_{\mathrm{BS}}$ <br> RTS | ```Code = zero scale Code = bottom scale Code = top scale``` | $\begin{aligned} & 5 \\ & -0.5 \\ & -0.25 \\ & -8 \end{aligned}$ | $\begin{aligned} & 35 \\ & 70 \\ & 45 \\ & 70 \end{aligned}$ | $\begin{aligned} & +0.5 \\ & +0.25 \\ & +8 \\ & \\ & 140 \\ & 80 \\ & 140 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Bits } \\ & \text { LSB } \\ & \text { LSB } \\ & \% \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE <br> Integral Nonlinearity ${ }^{4}$ <br> Differential Nonlinearity ${ }^{4}$ <br> Full-Scale Error <br> Zero-Scale Error <br> Voltage Divider Temperature Coefficient ${ }^{3}$ | INL <br> DNL <br> $V_{\text {WFSE }}$ <br> Vwzse $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}\right) / \Delta \mathrm{T} \times 10^{6}$ | $\begin{aligned} & \mathrm{R}_{A B}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=80 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{A B}=80 \mathrm{k} \Omega \\ & \mathrm{Code}^{2}=\text { half scale } \end{aligned}$ | $\begin{aligned} & -0.25 \\ & -0.25 \\ & -1 \\ & -0.5 \end{aligned}$ | $\pm 10$ | $\begin{aligned} & +0.25 \\ & +0.25 \\ & 1 \\ & 0.25 \end{aligned}$ | LSB <br> LSB <br> LSB <br> LSB <br> LSB <br> LSB <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| RESISTOR TERMINALS <br> Maximum Continuous $\mathrm{I}_{\mathrm{A}}, \mathrm{I}_{\mathrm{B}}$, and $\mathrm{l}_{\mathrm{w}}$ Current ${ }^{3}$ <br> Terminal Voltage Range ${ }^{5}$ Capacitance A, Capacitance B ${ }^{3,6}$ <br> Capacitance W ${ }^{3,6}$ <br> Common-Mode Leakage Current ${ }^{3}$ | $\begin{aligned} & C_{A}, C_{B} \\ & C_{W} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{A B}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{AB}}=80 \mathrm{k} \Omega \end{aligned}$ <br> $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, code $=$ half scale $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, code $=$ half scale $V_{A}=V_{W}=V_{B}$ | -6 <br> -1.5 <br> GND $-500$ | 20 <br> 35 $\pm 15$ | +6 <br> $+1.5$ <br> $V_{D D}$ $+500$ | mA <br> mA <br> V <br> pF <br> pF <br> nA |
| DIGITAL INPUTS Input Logic ${ }^{3}$ High Low Input Current ${ }^{3}$ Input Capacitance ${ }^{3}$ | $\mathrm{V}_{\mathrm{INH}}$ <br> VINL <br> $I_{N}$ <br> $\mathrm{Cl}_{\mathrm{IN}}$ |  | 2 | 5 | $\begin{aligned} & 0.8 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |
| POWER SUPPLIES <br> Single-Supply Power Range <br> Positive Supply Current <br> EEMEM Store Current ${ }^{3,7}$ <br> EEMEM Read Current ${ }^{3,8}$ <br> Power Dissipation ${ }^{9}$ <br> Power Supply Rejection ${ }^{3}$ | IDD <br> IDD_NVM_STORE <br> Idd_NVM_ReAD <br> PDISS <br> PSR | $\begin{aligned} & \mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{IL}}=\mathrm{GND}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \\ & \mathrm{~V}_{H \mathrm{H}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{LL}}=\mathrm{GND} \\ & \Delta \mathrm{~V}_{\mathrm{DD}} / \Delta \mathrm{V}_{\mathrm{SS}}=5 \mathrm{~V} \pm 10 \% \\ & \mathrm{R}_{\mathrm{AB}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{AB}}=80 \mathrm{k} \Omega \end{aligned}$ | 2.3 | $\begin{aligned} & 750 \\ & 2 \\ & 320 \\ & 5 \\ & -50 \\ & -64 \\ & \hline \end{aligned}$ | 5.5 | V <br> nA <br> mA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{W}$ <br> dB <br> dB |


${ }^{1}$ Typical values represent average readings at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$, and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{2}$ R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $0.8 \times \mathrm{V}_{\mathrm{DD}} / \mathrm{R}_{\mathrm{AB}}$.
${ }^{3}$ Guaranteed by design and characterization; not subject to production test.
${ }^{4}$ INL and DNL are measured at $V_{\text {wB }}$ with the RDAC configured as a potentiometer divider similar to a voltage output $D A C . V_{A}=V_{D D}$ and $V_{B}=0$ V. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{5}$ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on current direction with respect to each other.
${ }^{6} \mathrm{C}_{\mathrm{A}}$ is measured with $\mathrm{V}_{\mathrm{W}}=\mathrm{V}_{\mathrm{A}}=2.5 \mathrm{~V}, \mathrm{C}_{\mathrm{B}}$ is measured with $\mathrm{V}_{\mathrm{W}}=\mathrm{V}_{\mathrm{B}}=2.5 \mathrm{~V}$, and $\mathrm{C}_{\mathrm{W}}$ is measured with $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=2.5 \mathrm{~V}$.
${ }^{7}$ Different from operating current; supply current for NVM program lasts approximately 30 ms .
${ }^{8}$ Different from operating current; supply current for NVM read lasts approximately $20 \mu \mathrm{~s}$.
${ }^{9} \mathrm{P}_{\text {DISS }}$ is calculated from ( $\mathrm{I}_{D D} \times \mathrm{V}_{D D}$ ).
${ }^{10}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$.
${ }^{11}$ Endurance is qualified at 100,000 cycles per JEDEC Standard 22, Method A117 and measured at $150^{\circ} \mathrm{C}$.
${ }^{12}$ Retention lifetime equivalent at junction temperature $\left(\mathrm{T}_{J}\right)$ is $125^{\circ} \mathrm{C}$ per JEDEC Standard 22 , Method A117. Retention lifetime based on an activation energy of 1 eV derates with junction temperature in the Flash/EE memory.

## INTERFACE TIMING SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ to 5.5 V ; all specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 5.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}$ | $V_{\text {DD }} \geq 2.7 \mathrm{~V}$ |  |  | 50 | MHz | Clock frequency |
|  | $V_{D D}<2.7 \mathrm{~V}$ |  |  | 25 | MHz |  |
| $\mathrm{t}_{1}$ |  | 25 |  |  | ns | $\overline{\mathrm{CS}}$ setup time |
| $\mathrm{t}_{2}$ | $\mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | 10 |  |  | ns | $\overline{\text { CLK }}$ low time |
|  | $V_{D D}<2.7 \mathrm{~V}$ | 20 |  |  | ns |  |
| $\mathrm{t}_{3}$ | $V_{D D} \geq 2.7 \mathrm{~V}$ | 10 |  |  | ns | $\overline{\text { CLK }}$ high time |
|  | $\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 20 |  |  | ns |  |
| $\mathrm{t}_{4}$ |  | 15 |  |  | ns | U/D setup time |
| $\mathrm{t}_{5}$ |  | 6 |  |  | ns | U/ $\bar{D}$ hold time |
| $\mathrm{t}_{6}$ | $V_{D D} \geq 2.7 \mathrm{~V}$ | 20 |  |  | ns | $\overline{\mathrm{CS}}$ rise to $\overline{\mathrm{CLK}}$ hold time |
|  | $\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 40 |  |  | ns |  |
| $\mathrm{t}_{7}$ |  | 15 |  |  | ns | $\overline{\mathrm{CS}}$ rising edge to next $\overline{\mathrm{CLK}}$ ignored |
| $\mathrm{t}_{8}$ | $V_{D D} \geq 2.7 \mathrm{~V}$ | 12 |  |  | ns | $U / \bar{D}$ minimum pulse time |
|  | $\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 24 |  |  | ns |  |
| $\mathrm{t}_{9}$ |  | 12 |  |  | ns | U/D rise to $\overline{\mathrm{CLK}}$ falling edge |
| $\mathrm{t}_{10}$ |  | 1 |  |  | $\mu \mathrm{s}$ | Minimum $\overline{C S}$ time |
| $\mathrm{t}_{\text {EEPROM_Program }}{ }^{1}$ |  |  | 15 | 50 | ms | Memory program time |
| tpower_up ${ }^{2}$ |  |  |  | 50 | $\mu \mathrm{s}$ | Power-on EEPROM restore time |

${ }^{1}$ EEPROM program time depends on the temperature and EEPROM write cycles. Higher timing is expected at a lower temperature and higher write cycles. ${ }^{2}$ Maximum time after $\mathrm{V}_{D D}$ is equal to 2.3 V .

## TIMING DIAGRAMS



Figure 2. Increment/Decrement Mode Timing

Figure 3. Storage Mode Timing



Figure 4. Shutdown Mode Timing

## AD5111/AD5113/AD5115

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 6.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +7.0 V |
| $V_{\text {Logic }}$ to GND | -0.3 V to +7.0 V |
| $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{W}}, \mathrm{V}_{\mathrm{B}}$ to GND | GND -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $I_{A}, I_{W}, I_{B}$ |  |
| Pulsed ${ }^{1}$ |  |
| Frequency > 10 kHz |  |
| $\mathrm{R}_{\mathrm{Aw}}=5 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ | $\pm 6 \mathrm{~mA} / \mathrm{d}^{2}$ |
| $\mathrm{R}_{\text {Aw }}=80 \mathrm{k} \Omega$ | $\pm 1.5 \mathrm{~mA} / \mathrm{d}^{2}$ |
| Frequency $\leq 10 \mathrm{kHz}$ |  |
| $\mathrm{R}_{\text {AW }}=5 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ | $\pm 6 \mathrm{~mA} / \sqrt{ } \mathrm{d}^{2}$ |
| $\mathrm{R}_{\text {Aw }}=80 \mathrm{k} \Omega$ | $\pm 1.5 \mathrm{~mA} / \sqrt{ } \mathrm{d}^{2}$ |
| Continuous |  |
| $\mathrm{R}_{\text {Aw }}=5 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ | $\pm 6 \mathrm{~mA}$ |
| $\mathrm{R}_{\text {Aw }}=80 \mathrm{k} \Omega$ | $\pm 1.5 \mathrm{~mA}$ |
| Digital Inputs U/ $\overline{\mathrm{D}}, \overline{\mathrm{CLK}}$, and $\overline{\mathrm{CS}}$ | $\begin{aligned} & -0.3 \mathrm{~V} \text { to }+7 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \\ & \text { (whichever is less) } \end{aligned}$ |
| Operating Temperature Range ${ }^{3}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
|  | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Reflow Soldering |  |
| Peak Temperature | $260^{\circ} \mathrm{C}$ |
| Time at Peak Temperature | 20 sec to 40 sec |
| Package Power Dissipation | $\left(T_{j} \max -\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$ |
| Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the $\mathrm{A}, \mathrm{B}$, and W terminals at a given resistance. |  |
| ${ }^{2}$ Pulse duty factor. <br> ${ }^{3}$ Includes programming of EEPROM memory. |  |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{J} A}$ is defined by JEDEC specification JESD-51, and the value is dependent on the test board and test environment.

Table 7. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}$ | $\boldsymbol{\theta}_{\mathbf{\prime c}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 8-Lead LFCSP | $90^{1}$ | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ JEDEC 2S2P test board, still air ( $0 \mathrm{~m} / \mathrm{sec}$ air flow).

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Table 8. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $V_{\text {DD }}$ | Positive Power Supply. Decouple this pin with $0.1 \mu \mathrm{~F}$ ceramic capacitors and $10 \mu \mathrm{~F}$ capacitors. |
| 2 | A | Terminal A of RDAC. GND $\leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 3 | W | Wiper Terminal of RDAC. GND $\leq \mathrm{V}_{\mathrm{w}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 4 | B | Terminal B of RDAC. GND $\leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$. |
| 5 | GND | Ground Pin, Logic Ground Reference. |
| 6 | $\overline{\text { CLK }}$ | Clock Input. Each clock pulse executes the step-up or step-down of the resistance. The direction is determined by the state of the U/D pin. $\overline{C L K}$ is a negative edge trigger. Data can be transferred at rates up to 50 MHz . |
| 7 | U/D | Up/Down Selection Counter Control. |
| 8 | $\overline{C S}$ | Chip Select. Active Low. |
|  | EPAD | Exposed Pad. The exposed pad is internally floating. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. R-INL vs. Code (AD5111)


Figure 7. R-INL vs. Code (AD5113)


Figure 8. R-INL vs. Code (AD5115)


Figure 9. R-DNL vs. Code (AD5111)


Figure 10. R-DNL vs. Code (AD5113)


Figure 11. R-DNL vs. Code (AD5115)


Figure 12. INL vs. Code (AD5111)


Figure 13. INL vs. Code (AD5113)


Figure 14. INL vs. Code (AD5115)


Figure 15. DNL vs. Code (AD5111)


Figure 16. DNL vs. Code (AD5113)


Figure 17. DNL vs. Code (AD5115)

## AD5111/AD5113/AD5115



Figure 18. Supply Current vs. Temperature


Figure 19. Potentiometer Mode Tempco $\left(\left(\Delta V_{w} / V_{w}\right) / \Delta T \times 10^{6}\right)$ vs. Code


Figure $20.5 \mathrm{k} \Omega$ Gain vs. Frequency vs. Code


Figure 21. Supply Current (IDD) vs. Digital Input Voltage


Figure 22. Rheostat Mode Tempco $\left(\left(\Delta R_{w B} / R_{w B}\right) / \Delta T \times 10^{6}\right)$ vs. Code


Figure $23.10 \mathrm{k} \Omega$ Gain vs. Frequency vs. Code


Figure $24.80 \mathrm{k} \Omega$ Gain vs. Frequency vs. Code


Figure 25. Normalized Phase Flatness vs. Frequency


Figure 26. Total Harmonic Distortion + Noise $(T H D+N)$ vs. Frequency


Figure 27. Maximum Bandwidth vs. Code vs. Net Capacitance


Figure 28. Incremental Wiper On Resistance vs. VDD


Figure 29. Total Harmonic Distortion + Noise $(T H D+N)$ vs. Amplitude


Figure 30. Maximum Transition Glitch


Figure 31. Resistor Lifetime Drift


Figure 32. Power Supply Rejection Ratio (PSRR) vs. Frequency


Figure 33. Digital Feedthrough


Figure 34. Shutdown Isolation vs. Frequency


Figure 35. Theoretical Maximum Current vs. Code

## TEST CIRCUITS

Figure 36 to Figure 41 define the test conditions used in the Specifications section.


Figure 36. Resistor Position Nonlinearity Error (Rheostat Operation: R-INL, R-DNL)


Figure 37. Potentiometer Divider Nonlinearity Error (INL, DNL)


Figure 38. Wiper Resistance


Figure 39. Power Supply Sensitivity (PSS, PSRR)


Figure 40. Gain and Phase vs. Frequency


Figure 41. Common-Mode Leakage Current

## THEORY OF OPERATION

The AD5111/AD5113/AD5115 digital programmable resistors are designed to operate as true variable resistors for analog signals within the terminal voltage range of GND $<\mathrm{V}_{\text {TERM }}<$ $V_{D D}$. The resistor wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register that allows unlimited changes of resistance settings.
The RDAC register can be programmed with any position setting using the up/down interface. Once a desirable wiper position is found, this value can be stored in the EEPROM. Thereafter, the wiper position is always restored to that position for subsequent power-up. The storing of EEPROM data takes approximately 30 ms ; during this time, the device is locked and does not accept any new operation, thus preventing any changes from taking place.
The AD5111/AD5113/AD5115 are designed to allow high speed digital control with clock rates up to 50 MHz .

## RDAC REGISTER AND EEPROM

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is 0 x 40 (AD5111), the wiper is connected to midscale of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.
Once a desirable wiper position is found, this value can be saved into the EEPROM. Thereafter, the wiper position is always set at that position for any future on-off-on power supply sequence or recall operation.

## BASIC OPERATION

When $\overline{\mathrm{CS}}$ is pulled low, changing the resistance settings is achieved by clocking the $\overline{\mathrm{CLK}}$ pin. It is negative edge triggered, and the direction of stepping into the RDAC register is determined by the state of the U/D input. When a specific state of the U/D remains, the device continues to change in the same direction under consecutive clocks until it comes to the end of the resistance setting. When the wiper reaches the maximum or minimum setting, additional $\overline{\mathrm{CLK}}$ pulses do not change the wiper setting. Figure 2 shows a typical increment/decrement operation.
The U/D pin value can be changed only when the $\overline{\mathrm{CLK}}$ pin is low.

## LOW WIPER RESISTANCE FEATURE

The AD5111/AD5113/AD5115 include a new feature to reduce the resistance between terminals. These extra steps are called bottom scale and top scale. At bottom scale, the typical wiper resistance decreases from $70 \Omega$ to $45 \Omega$. At top scale, the resistance between Terminal A and Terminal W is decreased by 1 LSB and the total resistance is reduced to $70 \Omega$. The new extra steps are loaded automatically in the RDAC register after zeroscale or full-scale position has been reached.

The extra steps are not equal to 1 LSB and are not included in the INL, DNL, R-INL, and R-DNL specifications.

## SHUTDOWN MODE

This feature places Terminal A in open circuit, disconnected from the internal resistor, and connects Terminal W and Terminal B. A finite wiper resistance of $45 \Omega$ is present between these two terminals. The command is sent by a low-to-high transition on the U/D pin, when $\overline{\mathrm{CLK}}$ is high and $\overline{\mathrm{CS}}$ is enabled. The command is executed on the $\overline{\text { CLK }}$ negative edge, as shown in Figure 4.

The AD5111/AD5113/AD5115 return the wiper to prior shutdown position if any other operation is performed.

## EEPROM WRITE OPERATION

The AD5111/AD5113/AD5115 contain an EEPROM that allows the wiper position storage. Once a desirable wiper position is found, this value can be saved into the EEPROM. Thereafter, the wiper position is always set at that position for any future power-up sequence or a memory recall operation.
During the storage cycle, the device is locked and does not accept any new operation, thus preventing any changes from taking place.
The write cycle is started by applying a pulse in the $\mathrm{U} / \overline{\mathrm{D}}$ pin when $\overline{\mathrm{CS}}$ is enabled and $\overline{\mathrm{CLK}}$ remains high, as shown in Figure 3. The write cycle takes approximately 20 ms .

## RDAC ARCHITECTURE

To achieve optimum performance, Analog Devices, Inc., has patented the RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5111/AD5113/AD5115 employ a two-stage segmentation approach as shown in Figure 42. The AD5111/AD5113/AD5115 wiper switch is designed with the transmission gate CMOS topology and with the gate voltage derived from $V_{D D}$.


Figure 42. AD5111/AD5113/AD5115 Simplified RDAC Circuit

## Low Wiper Resistance Feature

In addition, the AD5111/AD5113/AD5115 include a new feature to reduce the resistance between terminals. These extra steps are called bottom scale and top scale. At bottom scale, the typical wiper resistance decreases from $70 \Omega$ to $45 \Omega$. At top scale, the resistance between Terminal A and Terminal W is decreased by 1 LSB and the total resistance is reduced to $70 \Omega$. The extra steps are not equal to 1 LSB and are not included in the INL, DNL, R-INL, and R-DNL specifications.

## PROGRAMMING THE VARIABLE RESISTOR <br> Rheostat Operation— $\pm 8 \%$ Resistor Tolerance

The AD5111/AD5113/AD5115 operate in rheostat mode when only two terminals are used as a variable resistor. The unused terminal can be floating or tied to the W terminal as shown in Figure 43.


The nominal resistance between Terminal A and Terminal B, $R_{A B}$, is available in $5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega$, and $80 \mathrm{k} \Omega$ and has $128 / 64 / 32$ tap points accessed by the wiper terminal. The 5-/6-/7-bit data in the RDAC latch is decoded to select one of the 128/64/32 possible wiper settings. The general equations for determining the digitally programmed output resistance between the W terminal and B terminal are

AD5111:

$$
\begin{array}{ll}
R_{W B}=R_{B S} & \text { Bottom scale } \\
R_{W B}(D)=\frac{D}{128} \times R_{A B}+R_{W} & \text { From } 0 \text { to } 128
\end{array}
$$

AD5113:

$$
\begin{array}{ll}
R_{W B}=R_{B S} & \text { Bottom scale } \\
R_{W B}(D)=\frac{D}{64} \times R_{A B}+R_{W} & \text { From } 0 \text { to } 64
\end{array}
$$

AD5115:

$$
\begin{array}{ll}
R_{W B}=R_{B S} & \text { Bottom scale } \\
R_{W B}(D)=\frac{D}{32} \times R_{A B}+R_{W} & \text { From } 0 \text { to } 32 \tag{6}
\end{array}
$$

where:
$D$ is the decimal equivalent of the binary code in the 5-/6-/7-bit RDAC register; 128,64 , and 32 refer to the top scale step.
$R_{A B}$ is the end-to-end resistance.
$R_{W}$ is the wiper resistance.
$R_{B S}$ is the wiper resistance at bottom scale.

Similar to the mechanical potentiometer, the resistance of the RDAC between the W terminal and the A terminal also produces a digitally controlled complementary resistance, Rwa. $\mathrm{R}_{\mathrm{WA}}$ starts at the maximum resistance value and decreases as the data loaded into the latch increases. The general equations for this operation are
AD5111:

$$
\begin{align*}
& R_{A W}=R_{A B}+R_{W} \\
& R_{A W}(D)=\frac{128-D}{128} \times R_{A B}+R_{W} \\
& R_{A W}=R_{T S} \tag{9}
\end{align*}
$$

Bottom scale (7)

From 0 to 127
Top scale
AD5113:

$$
\begin{array}{lr}
R_{A W}=R_{A B}+R_{W} & \text { Bottom scale (10) } \\
R_{A W}(D)=\frac{64-D}{64} \times R_{A B}+R_{W} & \text { From 0 to } 63 \\
R_{A W}=R_{T S} & \text { Top scale }
\end{array}
$$

AD5115:

$$
\begin{array}{lr}
R_{A W}=R_{A B}+R_{W} & \text { Bottom scale (13) } \\
R_{A W}(D)=\frac{32-D}{32} \times R_{A B}+R_{W} & \text { From 0 to 31 (14) } \\
R_{A W}=R_{T S} & \text { Top scale } \tag{15}
\end{array}
$$

where:
$D$ is the decimal equivalent of the binary code in the 5-/6-/7-bit RDAC register; 128, 64, and 32 refer to top scale step.
$R_{A B}$ is the end-to-end resistance.
$R_{W}$ is the wiper resistance.
$R_{T s}$ is the wiper resistance at top scale.
Regardless of which setting the part is operating in, take care to limit the current between A to $\mathrm{B}, \mathrm{W}$ to A , and W to B , to the maximum continuous current of $\pm 6 \mathrm{~mA}$ ( $5 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ ) or $\pm 1.5 \mathrm{~mA}(80 \mathrm{k} \Omega)$, or pulse current specified in Table 6 . Otherwise, degradation or possible destruction of the internal switch contact can occur.

## PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates a voltage divider at W -to-B and W -to-A that is proportional to the input voltage at A-to-B, as shown in Figure 44. Unlike the polarity of $V_{D D}$ to GND, which must be positive, current across A-to-B, W-to-A, and $W$-to- B can be in either direction.


Figure 44. Potentiometer Mode Configuration
If ignoring the effect of the wiper resistance for simplicity, connecting Terminal A to 5 V and Terminal B to ground produces an output voltage at W to B ranging from 0 V to 5 V . The general equation defining the output voltage at $\mathrm{V}_{\mathrm{w}}$ with respect to ground for any valid input voltage applied to Terminal A and Terminal B, is

$$
\begin{equation*}
V_{W}(D)=\frac{R_{W B}(D)}{R_{A B}} \times V_{A}+\frac{R_{A W}(D)}{R_{A B}} \times V_{B} \tag{16}
\end{equation*}
$$

where:
$R_{W B}(D)$ can be obtained from Equation 1 to Equation 6. $R_{A W}(D)$ can be obtained from Equation 7 to Equation 14.

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors, $\mathrm{R}_{\mathrm{wA}}$ and $\mathrm{R}_{\mathrm{wB}}$, and not the absolute values. Therefore, the temperature drift reduces to $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## TERMINAL VOLTAGE OPERATING RANGE

The AD5111/AD5113/AD5115 are designed with internal ESD diodes for protection. These diodes also set the voltage boundary of the terminal operating voltages. Positive signals present on the $\mathrm{A}, \mathrm{B}$, or W terminals that exceed $\mathrm{V}_{\mathrm{DD}}$ are clamped by the forward-biased diode. There is no polarity constraint between $V_{A}, V_{w}$, and $V_{B}$, but they cannot be higher than $V_{D D}$ or lower than GND.

## POWER-UP SEQUENCE

Because of the ESD protection diodes that limit the voltage compliance at the A, B, and W terminals (see Figure 45), it is important to power on $V_{D D}$ before applying any voltage to the $\mathrm{A}, \mathrm{B}$, and W terminals. Otherwise, the diodes are forwardbiased such that $V_{D D}$ is powered on unintentionally and can affect other parts of the circuit. Similarly, $V_{D D}$ should be powered down last. The ideal power-on sequence is in the following order: GND, $\mathrm{V}_{\mathrm{DD}}$, and $\mathrm{V}_{\mathrm{A}} / \mathrm{V}_{\mathrm{B}} / \mathrm{V}_{\mathrm{W}}$. The order of powering $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{w}}$ and the digital inputs is not important as long as they are powered on after $V_{D D}$.


Figure 45. Maximum Terminal Voltages Set by VDD and GND

## LAYOUT AND POWER SUPPLY BIASING

It is always a good practice to use compact, minimum lead length layout design. The leads to the input should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance. It is also good practice to bypass the power supplies with quality capacitors. Apply low equivalent series resistance (ESR) $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors at the supplies to minimize any transient disturbance and to filter low frequency ripple. Figure 46 illustrates the basic supply bypassing configuration for the AD5111/AD5113/AD5115.


Figure 46. Power Supply Bypassing

## OUTLINE DIMENSIONS



Figure 47. 8-Lead Frame Chip Scale Package [LFCSP_UD] $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ Body, Very Thin, Dual Lead (CP-8-10)

Dimensions shown in millimeters

## ORDERING GUIDE

$\left.\begin{array}{l|l|l|l|l|l|l}\hline \text { Model }^{1} & \text { Remperature } & \begin{array}{l}\text { Package } \\ \text { Description }\end{array} & \begin{array}{l}\text { Package } \\ \text { Option }\end{array} & \begin{array}{l}\text { Branding } \\ \text { Code }\end{array} \\ \hline \text { AD5111BCPZ10-RL7 } & 10 & 128 & \text { Resolution } \\ \text { Range }\end{array}\right]$

[^0]Data Sheet AD5111/AD5113/AD5115

NOTES


[^0]:    ${ }^{1} Z=$ RoHS Compliant Part.

