


Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	600					
$R_{DS(on)}\left(\Omega ight)$	V _{GS} = 10 V 1.2					
Q _g (Max.) (nC)	42					
Q _{gs} (nC)	10					
Q _{gd} (nC)	20					
Configuration	Single					







N-Channel MOSFET

FEATURES

• Halogen-free According to IEC 61249-2-21 Definition



- \bullet Low Gate Charge Q_g results in Simple Drive COMPLIANT Requirement HALOGEN
- FREE Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Effective Coss Specified
- Compliant to RoHS Directive 2002/95/EC

APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High Speed Power Switching

TYPICAL SMPS TOPOLOGIES

Single Transistor Forward

ORDERING INFORMATION							
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)				
Lead (Pb)-free and Halogen-free	SiHFBC40AS-GE3	SiHFBC40ASTRL-GE3ª	SiHFBC40ASTRR-GE3ª				
Lood (Db) free	IRFBC40ASPbF	IRFBC40ASTRLPbF ^a	IRFBC40ASTRRPbF ^a				
Lead (Pb)-free	SiHFBC40AS-E3	SiHFBC40ASTL-E3ª	SiHFBC40ASTR-E3 ^a				

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS (T _C	= 25 °C, unless otherwi	se noted)				
PARAMETER	SYMBOL	LIMIT	UNIT			
Drain-Source Voltage	V _{DS}	600	V			
Gate-Source Voltage		V _{GS}	± 30	V		
Continuous Drain Current ^e	V_{GS} at 10 V $T_C = 25 \degree C$ $T_C = 100 \degree C$	I _D	6.2			
Continuous Drain Current ²	$T_{\rm C} = 100 ^{\circ}{\rm C}$		3.9	А		
Pulsed Drain Current ^{a, e}	I _{DM}	25	1			
Linear Derating Factor		1.0	W/°C			
Single Pulse Avalanche Energy ^b	E _{AS}	570	mJ			
Repetitive Avalanche Current ^a	I _{AR}	6.2	А			
Repetitive Avalanche Energy ^a	E _{AR}	13	mJ			
Maximum Power Dissipation	PD	125	W			
Peak Diode Recovery dV/dt ^{c, e}	dV/dt	6.0	V/ns			
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to + 150	°C			
Soldering Recommendations (Peak Temperature)	for 10 s		300 ^d	U		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Starting $T_J = 25 \text{ °C}$, L = 29.6 mH, $R_g = 25 \Omega$, $I_{AS} = 6.2 \text{ A}$ (see fig. 12).

c. $I_{SD} \le 6.2$ Å, dl/dt ≤ 88 Å/µs, $V_{DD} \le V_{DS}^{\circ}$, $T_{J} \le 150$ °C.

d. 1.6 mm from case.

e. Uses IRFBC40A, SiHFBC40A data and test conditions.

* Pb containing terminations are not RoHS compliant, exemptions may apply

Document Number: 91113 S11-1053-Rev. C, 30-May-11 www.vishay.com

Vishay Siliconix



THERMAL RESISTANCE RATINGS							
PARAMETER	SYMBOL TYP.		MAX.	UNIT			
Maximum Junction-to-Ambient	R _{thJA}	-	40	°C/W			
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.0	C/W			

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$		600	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Referenc	e to 25 °C, I _D = 1 mA ^d	-	0.66	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μΑ	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 30 V	-	-	± 100	nA
Zaus Cata Valta da Dusia Comunit		V _{DS} =	= 600 V, V _{GS} = 0 V	-	-	25	μA
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 480 \	/, V _{GS} = 0 V, T _J = 125 °C	-	-	250	
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D = 3.7 A ^b	-	-	1.2	Ω
Forward Transconductance	9 _{fs}	V _{DS}	= 50 V, I _D = 3.7 A	3.4	-	-	S
Dynamic		·					
Input Capacitance	C _{iss}	V _{GS} = 0 V,		-	1036	-	
Output Capacitance	Coss		$V_{DS} = 25 V,$	-	136	-	
Reverse Transfer Capacitance	C _{rss}	f = 1	.0 MHz, see fig. 5	-	7.0	-	
	0		V _{DS} = 1.0 V, f = 1.0 MHz	-	1487	-	pF
Output Capacitance	C _{oss}	$V_{GS} = 0 V$	V _{DS} = 480 V, f = 1.0 MHz	-	36	-	
Output Capacitance Effective	Coss eff.	1	V _{DS} = 0 V to 480 V ^c	-	48	-	
Total Gate Charge	Qg			-	-	42	
Gate-Source Charge	Q_gs	$V_{GS} = 10 V$	$I_D = 6.2 \text{ A}, V_{DS} = 480 \text{ V},$ see fig. 6 and 13 ^b	-	-	10	nC
Gate-Drain Charge	Q_gd			-	-	20	
Turn-On Delay Time	t _{d(on)}		•	-	13	-	
Rise Time	t _r	$V_{DD} = 300 \text{ V}, \text{ I}_D = 6.2 \text{ A},$		-	23	-	
Turn-Off Delay Time	t _{d(off)}	$\label{eq:rescaled_response} \begin{array}{l} R_{g} = 9.1 \; \Omega, \; R_{D} = 47 \; \Omega, \\ \text{see fig. } 10^{\mathrm{b}} \end{array}$		-	31	-	- ns
Fall Time	t _f			-	18	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	6.2	- A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	25	
Body Diode Voltage	V _{SD}	$T_J = 25 \text{ °C}, I_S = 6.2 \text{ A}, V_{GS} = 0 \text{ V}^{b}$		-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	T = 25 °C 1	-6.0.4 dl/dt $-100.4/$	-	431	647	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$I_{\rm J} = 25^{-1}$ C, I _F	= 6.2 A, dl/dt = 100 A/µs ^b	-	1.8	2.8	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-			ninated b	$V_{\rm S}$ and	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.


c. C_{OSS} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising fom 0 to 80 % V_{DS} .

d. Uses IRHFBC40A/SiHFBC40A data and test conditions.

Document Number: 91113 S11-1053-Rev. C, 30-May-11



Vishay Siliconix



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Document Number: 91113 S11-1053-Rev. C, 30-May-11

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage





Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage



Document Number: 91113 S11-1053-Rev. C, 30-May-11



Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms








Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Document Number: 91113 S11-1053-Rev. C, 30-May-11 www.vishay.com 5

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit

Document Number: 91113 S11-1053-Rev. C, 30-May-11



Vishay Siliconix





a. V_{GS} = 5 V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91113.

Document Number: 91113 S11-1053-Rev. C, 30-May-11

TO-263AB (HIGH VOLTAGE)


	Ē	↓ Lead tip		(c) (c) (b, b2) (c)			$E1 \longrightarrow 4$				
	MILLIMETERS		INCHES				MILLIMETERS		INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MAX.	
А	4.06	4.83	0.160	0.190		D1	6.86	-	0.270	-	
A1	0.00	0.25	0.000	0.010		Е	9.65	10.67	0.380	0.420	
b	0.51	0.99	0.020	0.039		E1	6.22	-	0.245	-	
b1	0.51	0.89	0.020	0.035		е	2.54 BSC		0.100 BSC		
b2	1.14	1.78	0.045	0.070		Н	14.61	15.88	0.575	0.625	
b3	1.14	1.73	0.045	0.068		L	1.78	2.79	0.070	0.110	
С	0.38	0.74	0.015	0.029		L1	-	1.65	-	0.066	
c1	0.38	0.58	0.015	0.023		L2	-	1.78	-	0.070	
c2	1.14	1.65	0.045	0.065		L3	0.25	BSC	0.010	BSC	
D	8.38	9.65	0.330	0.380		L4	4.78	5.28	0.188	0.208	

Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.


Vishay Siliconix







RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.