

VNH2SP30-E AUTOMOTIVE FULLY INTEGRATED H-BRIDGE MOTOR DRIVER


Table 1. General Features

Туре	R _{DS(on)}	I _{out}	V _{ccmax}
VNH2SP30-E	19 m <u>Ω</u> max (per leg)	30 A	41 V

- OUTPUT CURRENT: 30A
- 5V LOGIC LEVEL COMPATIBLE INPUTS
- UNDERVOLTAGE AND OVERVOLTAGE SHUT-DOWN
- OVERVOLTAGE CLAMP
- THERMAL SHUT DOWN
- CROSS-CONDUCTION PROTECTION
- LINEAR CURRENT LIMITER
- VERY LOW STAND-BY POWER CONSUMPTION
- PWM OPERATION UP TO 20 KHz
- PROTECTION AGAINST: LOSS OF GROUND AND LOSS OF V_{CC}
- CURRENT SENSE OUTPUT PROPORTIONAL TO MOTOR CURRENT
- IN COMPLIANCE WITH THE 2002/95/EC EUROPEAN DIRECTIVE

DESCRIPTION

The VNH2SP30-E is a full bridge motor driver intended for a wide range of automotive applications. The device incorporates a dual monolithic High-Side drivers and two Low-Side switches. The High-Side driver switch is designed using STMicroelectronic's well known and proven proprietary VIPower™ M0 technology that allows to efficiently integrate on the same die a true Power MOSFET with an intelligent signal/ protection circuitry.



The Low-Side switches are vertical MOSFETs STMicroelectronic's manufactured using proprietary EHD ('STripFET™') process. The three dice are assembled in MultiPowerSO-30 package on electrically isolated leadframes. This package, specifically designed for the harsh automotive environment offers improved thermal performance thanks to exposed die pads. Moreover, its fully symmetrical mechanical design allows superior manufacturability at board level. The input signals INA and INB can directly interface to the microcontroller to select the motor direction and the brake condition. The DIAG_A/EN_A or DIAG_B/ EN_B, when connected to an external pull-up resistor, enable one leg of the bridge. They also provide a feedback digital diagnostic signal. The normal condition operation is explained in the truth table on page 14. The CS pin allows to monitor the motor current by delivering a current proportional to its value. The PWM, up to 20KHz, lets us to control the speed of the motor in all possible conditions. In all cases, a low level state on the PWM pin will turn off both the LS_A and LS_B switches. When PWM rises to a high level, LSA or LS_B turn on again depending on the input pin state.

Table 2. Order Codes

Package	Tube	Tape and Reel
MultiPowerSO-30	VNH2SP30-E	VNH2SP30TR-E

September 2004

1/26

Rev. 1

Figure 2. Block Diagram





Figure 3. Configuration Diagram (Top View)



Pin No	Symbol	Function
1, 25, 30	OUT _{A,} Heat Slug2	Source of High-Side Switch A / Drain of Low-Side Switch A
2,4,7,12,14,17, 22, 24,29	NC	Not connected
3, 13, 23	VCC, Heat Slug1	Drain of High-Side Switches and Power Supply Voltage
6	EN _A /DIAG _A	Status of High-Side and Low-Side Switches A; Open Drain Output
5	INA	Clockwise Input
8	PWM	PWM Input
9	CS	Output of Current sense
11	IN _B	Counter Clockwise Input
10	EN _B /DIAG _B	Status of High-Side and Low-Side Switches B; Open Drain Output
15, 16, 21	OUT _{B,} Heat Slug3	Source of High-Side Switch B / Drain of Low-Side Switch B
26, 27, 28	GND _A	Source of Low-Side Switch A (*)
18, 19, 20	GND _B	Source of Low-Side Switch B (*)

Table 3. Pin Definitions And Functions

Note: (*) GND_A and GND_B must be externally connected together

Table 4. Pin Functions Description

Name	Description
V _{CC}	Battery connection.
GND _A	Power grounds, must always be externally connected together.
GND _B	r ower grounds, must always be externally connected together.
OUT _A	Power connections to the motor.
OUT _B	Power connections to the motor.
IN _A IN _B	Voltage controlled input pins with hysteresis, CMOS compatible. These two pins control the state of the bridge in normal operation according to the truth table (brake to V _{CC} , Brake to GND, clockwise and counterclockwise).
PWM	Voltage controlled input pin with hysteresis, CMOS compatible.Gates of Low-Side FETS get modulated by the PWM signal during their ON phase allowing speed control of the motor
EN _A /DIAG _A EN _B /DIAG _B	Open drain bidirectional logic pins. These pins must be connected to an external pull up resistor. When externally pulled low, they disable half-bridge A or B. In case of fault detection (thermal shutdown of a High-Side FET or excessive ON state voltage drop across a Low-Side FET), these pins are pulled low by the device (see truth table in fault condition).
CS	Analog current sense output. This output sources a current proportional to the motor current. The information can be read back as an analog voltage across an external resistor.

T

Table 5. Block Descriptions (see Block Diagram)

Name	Description
LOGIC CONTROL	Allows the turn-on and the turn-off of the High Side and the Low Side switches according to the truth table.
OVERVOLTAGE + UNDERVOLTAGE	Shut-down the device outside the range [5.5V16V] for the battery voltage.
HIGH SIDE AND LOW SIDE CLAMP VOLTAGE	Protect the High Side and the Low Side switches from the high voltage on the battery line in all configuration for the motor.
HIGH SIDE AND LOW SIDE DRIVER	Drive the gate of the concerned switch to allow a proper $R_{DS(on)}$ for the leg of the bridge.
LINEAR CURRENT LIMITER	Limits the motor current, by reducing the High Side Switch gate-source voltage when short-circuit to ground occurs.
OVERTEMPERATURE PROTECTION	In case of short-circuit with the increase of the junction's temperature, shuts-down the concerned High Side to prevent its degradation and to protect the die.
FAULT DETECTION	Signalize an abnormal behavior of the switches in the half-bridge A or B by pulling low the concerned ENx/DIAGx pin.

Table 6. Absolute Maximum Rating

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	+ 41	V
I _{max}	Maximum Output Current (continuous)	30	A
I _R	Reverse Output Current (continuous)	-30	A
I _{IN}	Input Current (IN _A and IN _B pins)	+/- 10	mA
I _{EN}	Enable Input Current (DIAG _A /EN _A and DIAG _B /EN _B pins)	+/- 10	mA
Ipw	PWM Input Current	+/- 10	mA
Vcs	Current Sense Maximum Voltage	-3/+15	V
	Electrostatic Discharge (R=1.5kΩ, C=100pF)		
	- CS pin	2	kV
VESD	- logic pins	4	kV
	- output pins: OUT _A , OUT _B , V _{CC}	5	kV
Tj	Junction Operating Temperature	Internally Limited	°C
Tc	Case Operating Temperature	-40 to 150	°C
T _{STG}	Storage Temperature	-55 to 150	°C

Figure 4. Current and Voltage Conventions




Table 7. Thermal Data

See MultiPowerSO-30 Thermal Data section (page)

ELECTRICAL CHARACTERISTICS

(V_{CC}=9V up to 16V; -40°C<Tj<150°C; unless otherwise specified)

Table 8. Power

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		5.5		16	V
I _S	Supply Current	Off state: $IN_A=IN_B=PWM=0; T_j=25^{\circ}C;$ $V_{CC}=13V$ $IN_A=IN_B=PWM=0$		12	30 60	μΑ μΑ
		On state: IN _A or IN _B =5V, no PWM			10	mA
R _{ONHS}	Static High-Side resistance	I _{OUT} =15A; T _j =25°C I _{OUT} =15A; T _j = - 40 to 150°C			14 28	mΩ mΩ
R _{ONLS}	Static Low-Side resistance	I _{OUT} =15A; T _j =25°C I _{OUT} =15A; T _j = - 40 to 150°C			5 10	mΩ mΩ
Vf	High Side Free-wheeling Diode Forward Voltage	I _f =15A		0.8	1.1	V
I _{L(off)}	High Side Off State Output Current (per channel)	T _j =25°C; V _{OUTX} =EN _X =0V; V _{CC} =13V T _j =125°C; V _{OUTX} =EN _X =0V; V _{CC} =13V			3 5	μΑ μΑ
I _{RM}	Dynamic Cross-conduction Current	I _{OUT} =15A (see fig. 8)		0.7		A

Table 9. Logic Inputs (IN_A, IN_B, EN_A, EN_B)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{IL}	Input Low Level Voltage	Normal operation (DIAG _X /EN _X pin acts as an input pin)			1.25	V
VIH	Input High Level Voltage	Normal operation (DIAG _X /EN _X pin acts as an input pin)	3.25			V
VIHYST	Input Hysteresis Voltage	Normal operation (DIAG _X /EN _X pin acts as an input pin)	0.5			V
Maria	Innut Clomp Valtage	I _{IN} =1mA	5.5	6.3	7.5	V
VICL	Input Clamp Voltage	I _{IN} =-1mA	-1.0	-0.7	-0.3	V
I _{INL}	Input Current	V _{IN} =1.25 V	1			μΑ
I _{INH}	Input Current	V _{IN} =3.25 V			10	μΑ
V _{DIAG}	Enable Output Low Level Voltage	Fault operation (DIAG _X /EN _X pin acts as an output pin); I_{EN} =1mA			0.4	V

ELECTRICAL CHARACTERISTICS (continued)

Table 10. PWM

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V _{pwl}	PWM Low Level Voltage				1.25	V
I _{pwl}	PWM Pin Current	V _{pw} =1.25V	1			μΑ
V _{pwh}	PWM High Level Voltage		3.25			V
I _{pwh}	PWM Pin Current	V _{pw} =3.25V			10	μΑ
V _{pwhhyst}	PWM Hysteresis Voltage		0.5			V
М.,	PWM Clamp Voltage	I _{pw} = 1 mA	V _{CC} +0.3	V _{CC} +0.7	V _{CC} +1.0	V
Vpwcl	F WW Clamp Vollage	$I_{pw} = -1 \text{ mA}$	-6.0	-4.5	-3.0	V
CINPWM	PWM Pin Input	V _{IN} =2.5V			25	pF
	Capacitance	VIN -2.3 V			25	ы

Table 11. Switching (V_{CC}=13V, R_{LOAD}=0.87Ω)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
f	PWM Frequency		0		20	kHz
t _{d(on)}	Turn-on Delay Time	Input rise time < 1μ s (see fig. 8)			250	μs
t _{d(off)}	Turn-off Delay Time	Input rise time < 1μ s (see fig. 8)			250	μs
tr	Rise Time	(see fig. 7)		1	1.6	μs
tf	Fall Time	(see fig. 7)		1.2	2.4	μs
tDEL	Delay Time During Change of Operating Mode	(see fig. 6)	300	600	1800	μs
t _{rr}	High Side Free Wheeling Diode Reverse Recovery Time	(see fig. 9)		110		ns
t _{off(min)}	PWM Minimum off time	9V <v<sub>CC<16V; -40°C<tj<150°c; I_{OUT}=15A</tj<150°c; </v<sub>			6	μs

Table 12. Protection And Diagnostic

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
	Undervoltage Shut-down				5.5	V
VUSD	Undervoltage Reset			4.7		V
V _{OV}	Overvoltage Shut-down		16	19	22	V
LIM	High-Side Current Limitation		30	50	70	A
V _{CLP}	Total Clamp Voltage	I _{ОUT} =15А	43	48	54	v
V CLP	(V _{CC} to GND)	1001-134	40	40	54	v v
T _{TSD}	Thermal Shut-down	V _{IN} = 3.25 V	150	175	200	°C
ISD	Temperature	VIN - 3.23 V	150	175	200	
T _{TR}	Thermal Reset Temperature		135			°C
T _{HYST}	Thermal Hysteresis		7	15		°C

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
K ₁	IOUT/ISENSE	$I_{OUT}=30A; R_{SENSE}=1.5k\Omega$	9665	11370	Max 13075 13644 +8 +10 65	
131	1001/ISENSE	T _j = - 40 to 150°C	3003	11570		
K ₂	IOUT/ISENSE	$I_{OUT}=8A; R_{SENSE}=1.5k\Omega$	9096	11370	13644	
112	1001/ISENSE	T _j = - 40 to 150°C	9090 11370	10044		
dK ₁ / K ₁ (*)	Analog sense current drift	$I_{OUT}=30A; R_{SENSE}=1.5k\Omega$	-8		1 8	%
	Analog Sense current unit	T _j = - 40 to 150°C	U		.0	70
dK ₂ / K ₂ (*)	Analog sense current drift	$I_{OUT} > 8A; R_{SENSE} = 1.5 k\Omega$	-10		±10	%
	Analog sense current unit $T_j = -4$	T _j = - 40 to 150°C	10		+10	70
	Analog Sense Leakage	I _{OUT} =0A; V _{SENSE} =0V;	0	0	65	μA
ISENSEO	Current	T _j = - 40 to 150°C	0		05	μΛ

Table 13. Current Sense (9V<V_{CC}<16V)

Note:(*) Analog sense current drift is deviation of factor K for a given device over (-40°C to 150°C and 9V<V_{CC}<16V) with respect to it's value measured at T_i=25°C, V_{CC}=13V.

WAVEFORMS AND TRUTH TABLE

Table 14. Truth Table In Normal Operating Conditions

In normal operating conditions the $DIAG_X/EN_X$ pin is considered as an input pin by the device. This pin must be externally pulled high.

PWM pin usage: in all cases, a "0" on the PWM pin will turn-off both LS_A and LS_B switches. When PWM rises back to "1", LS_A or LS_B turn on again depending on the input pin state.

INA	INB	DIAG _A /EN _A	DIAG _B /EN _B	OUTA	OUTB	CS	Operating mode
1	1	1	1	Н	Н	High Imp.	Brake to V _{CC}
1	0	1	1	Н	L	I _{SENSE} =I _{OUT} /K	Clockwise (CW)
0	1	1	1	L	Н	I _{SENSE} =I _{OUT} /K	Counterclockwise (CCW)
0	0	1	1	L	L	High Imp.	Brake to GND






Figure 5. Typical Application Circuit For Dc To 20khz PWM OperationShort Circuit Protection

In case of a fault condition the DIAG_X/EN_X pin is considered as an output pin by the device. The fault conditions are:

- overtemperature on one or both high sides (for example if a short to ground occurs as it could be the case described in line 1 and 2 in the table below);

- short to battery condition on the output (saturation detection on the Low-Side Power MOSFET).

which power element is in fault by monitoring the INA, INB, DIAGA/ENA and DIAGB/ENB pins.

In any case, when a fault is detected, the faulty leg of the bridge is latched off. To turn-on the respective output (OUT_X) again, the input signal must rise from low to high level.

Possible origins of fault conditions may be: OUT_A is shorted to ground ---> overtemperature

detection on high side A. OUTA is shorted to V_{CC} ---> Low-Side Power MOSFET

saturation detection.

When a fault condition is detected, the user can know

INA	INB	DIAG _A /EN _A	DIAG _B /EN _B	OUTA	OUTB	CS
1	1	0	1	OPEN	Н	High Imp.
1	0	0	1	OPEN	L	High Imp.
0	1	0	1	OPEN	н	I _{OUTB} /K
0	0	0	1	OPEN	L	High Imp.
Х	Х	0	0	OPEN	OPEN	High Imp.
Х	1	0	1	OPEN	н	I _{OUTB} /K
Х	0	0	1	OPEN	L	High Imp.
		Fault Inf	ormation	Protectio	n Action	

Table 15. Truth Table In Fault Conditions (Detected On OUT_A)

8/26

A7

ISO T/R 7637/1 Test Pulse	Test Level I	Test Level II	Test Level III	Test Level IV	Test Levels Delays and Impedance
1	-25V	-50V	-75V	-100V	2ms, 10Ω
2	+25V	+50V	+75V	+100V	0.2ms, 10Ω
3a	-25V	-50V	-100V	-150V	0.1μs, 50Ω
3b	+25V	+50V	+75V	+100V	0.1μs, 50Ω
4	-4V	-5V	-6V	-7V	100ms, 0.01Ω
5	+26.5V	+46.5V	+66.5V	+86.5V	400ms, 2Ω

Table 16. Electrical Transient Requirements

ISO T/R 7637/1 Test Pulse	Test Levels Result I	Test Levels Result II	Test Levels Result III	Test Levels Result IV
1	С	С	С	С
2	С	С	С	С
3a	С	С	С	С
3b	С	С	С	С
4	С	С	С	С
5	С	E	E	E

Class	Contents
С	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

Reverse Battery Protection

Three possible solutions can be thought of:

- a) a Schottky diode D connected to V_{CC} pin
- b) a N-channel MOSFET connected to the GND pin (see Typical Application Circuit on page 8)
- c) a P-channel MOSFET connected to the $V_{CC}\,\text{pin}$

The device sustains no more than -30A in reverse battery conditions because of the two Body diodes of the Power MOSFETs. Additionally, in reverse battery condition the I/Os of VNH2SP30-E will be pulled down to the V_{CC} line (approximately -1.5V). Series resistor must be inserted to limit the current sunk from the microcontroller I/Os. If I_{Rmax} is the maximum target reverse current through μ C I/Os, series resistor is:

$$R = \frac{V_{IOs} - V_{CC}}{I_{Rmax}}$$






Figure 6. Definition Of The Delay Times Measurement

















<u>ل</u>ركم





Figure 12. Half-bridge Configuration








Figure 14. On State Supply Current





Figure 15. High Level Input Current










Figure 17. Off State Supply Current










Figure 19. Input Low Level Voltage

Figure 20. Input Hysteresis Voltage







Figure 21. Delay Time during change of operation mode







16/26

Figure 23. High Level Enable Pin Current







Figure 24. Enable Clamp Voltage









Vpwh (V) 5 4.5 Vcc=9V 4 3.5 3 2.5 2 1.5 1 0.5 0 -50 -25 0 25 50 75 100 125 150 175 Tc (°C)

Figure 26. PWM High Level Voltage










57

Figure 29. PWM Low Level Voltage















Figure 32. On State High Side Resistance Vs.















Figure 35. On State Low Side Resistance Vs.











Figure 37. Output Voltage Fall Time

18/26

MultiPowerSO-30TM Thermal Data









Figure 39. Chipset Configuration







HSA	HSB	LSA	LSB	Т _{јНЅАВ}	T _{jLSA}	T _{jLSB}
ON	OFF	OFF	ON	P _{dHSA} X R _{thHS} + P _{dLSB} X R _{thHSLS} + T _{amb}	$\begin{array}{l} P_{dHSA} x R_{thHSLS} + P_{dLSB} x \\ R_{thLSLS} + T_{amb} \end{array}$	$\frac{P_{dHSA} x R_{thHSLS} + P_{dLSB} x}{R_{thLS} + T_{amb}}$
OFF	ON	ON	OFF	P _{dHSB} X R _{thHS} + P _{dLSA} X R _{thHSLS} + T _{amb}	P _{dHSB} X R _{thHSLS} + P _{dLSA} X R _{thLS} + T _{amb}	$\frac{P_{dHSB} x R_{thHSLS} + P_{dLSA} x}{R_{thLSLS} + T_{amb}}$

Table 17. Thermal Calculation In Clockwise And Anti-clockwise Operation In Steady-state Mode

Thermal Resistances Definition (values according to the PCB heatsink area)

 $R_{thHS} = R_{thHSA} = R_{thHSB} = High Side Chip$ Thermal Resistance Junction to Ambient (HS_A or HS_B in ON state)

R_{thLS} = R_{thLSA} = R_{thLSB} = Low Side Chip Thermal

Resistance Junction to Ambient

 $R_{thHSLS} = R_{thHSALSB} = R_{thHSBLSA} = Mutual$

Thermal Resistance Junction to Ambient between

High Side and Low Side Chips

 $R_{thLSLS} = R_{thLSALSB} = Mutual Thermal Resistance$ Junction to Ambient between Low Side Chips

Thermal Calculation In Transient Mode (*)

 $T_{jHSAB} = Z_{thHS} \times P_{dHSAB} + Z_{thHSLS} \times (P_{dLSA} + P_{dLSB}) + T_{amb}$

 $T_{jLSA} = Z_{thHSLS} \times P_{dHSAB} + Z_{thLS} \times P_{dLSA} + Z_{thLSLS}$

x P_{dLSB} + T_{amb}

 $T_{jLSB} = Z_{thHSLS} \times P_{dHSAB} + Z_{thLSLS} \times P_{dLSA} + Z_{thLS} \times P_{dLSB} + T_{amb}$

Single Pulse Thermal Impedance Definition

(values according to the PCB heatsink area)

Z_{thHS} = High Side Chip Thermal Impedance Junction to Ambient

 $Z_{thLS} = Z_{thLSA} = Z_{thLSB} = Low Side Chip Thermal Impedance Junction to Ambient$

 $Z_{thHSLS} = Z_{thHSABLSA} = Z_{thHSABLSB} = Mutual$

Thermal Impedance Junction to Ambient between

High Side and Low Side Chips

 $Z_{thLSLS} = Z_{thLSALSB} = Mutual Thermal Impedance Junction to Ambient between Low Side Chips$

Pulse Calculation Formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_p / T$

(*) Calculation is valid in any dynamic operating condition. P_d values set by user.







Figure 41. MultiPowerSO-30 HSD Thermal Impedance Junction Ambient Single Pulse

Figure 42. MultiPowerSo-30 LSD Thermal Impedance Junction Ambient Single Pulse






Figure 43. Thermal fitting model of an H-Bridge in MultiPowerSO-30


Table 18. Thermal Parameter (*)


Area/island (cm ²)	Footprint	4	8	16
R1=R7 (°C/W)	0.05			
R2=R8 (°C/W)	0.3			
R3 (°C/W)	0.5			
R4 (°C/W)	1.3			
R5 (°C/W)	1.4			
R6 (°C/W)	44.7	39.1	31.6	23.7
R9=R15 (°C/W)	0.2			
R10=R16 (°C/W)	0.4			
R11=R17 (°C/W)	0.8			
R12=R18 (°C/W)	1.5			
R13=R19 (°C/W)	20			
R14=R20 (°C/W)	46.9	36.1	30.4	20.8
R21=R22=R23 (°C/W)	115			
C1=C7 (W.s/°C)	0.005			
C2=C8 (W.s/°C)	0.008			
C3=C11=C17 (W.s/°C)	0.01			
C4=C13=C19 (W.s/°C)	0.3			
C5 (W.s/°C)	0.6			
C6 (W.s/°C)	5	7	9	11
C9=C15 (W.s/°C)	0.003			
C10=C16 (W.s/°C)	0.006			
C12=C18 (W.s/°C)	0.075			
C14=C20 (W.s/°C)	2.5	3.5	4.5	5.5


Note: (*) The blank space means that the value is the same as the previous one.


PACKAGE MECHANICAL

Qumbal		millimeters	
Symbol	Min.	Тур	Max.
A			2.35
A2	1.85		2.25
A3	0		0.1
В	0.42		0.58
С	0.23		0.32
D	17.1	17.2	17.3
E	18.85		19.15
E1	15.9	16	16.1
е		1	
F1	5.55		6.05
F2	4.6		5.1
F3	9.6		10.1
L	0.8		1.15
Ν			10deg
S	0deg		7deg









24/26

REVISION HISTORY

Date	Revision	Description of Changes
Sep. 2004	1	- First issue.



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

> The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

> > © 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

26/26