								F	REVISI	ONS										
LTR					[	DESCF	RIPTIO	N					DA	TE (YI	R-MO-	DA)		APPR	OVED	
А	Draw	/ing up	dated to	o reflect	currer	nt requi	irement	ts ro	)					01-0	)7-10			R. MC	NNIN	
REV																				
SHEET																				
REV	A																			
SHEET	15																			
REV STATUS				REV			А	А	Α	А	Α	А	А	Α	А	А	А	Α	Α	A
OF SHEETS				SHE	EET 1 2 3 4 5 6				6	7	8	9	10	11	12	13	14			
PMIC N/A STAM MICRO	CIRC	CUIT		DAN	CKED	INELL	ΞY				DI	EFEN	SE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216 http://www.dscc.dla.mil							
DRA THIS DRAWIN FOR US DEPAF AND AGEN DEPARTMEN	SE BY / RTMEN	.VAILA ALL ITS OF THE	E	MIC		A. FRY		DATE		DIG		. COI								<b>D</b> -
AMS	SC N/A			REVI	SION I	LEVEL	4				ZE A		GE CC			ę	5962-	9063	2	
										SHE	ET	1	1	OF	15					
				I						I				UF	9 10 11 12 13 1 LY CENTER COLUMBUS SUS, OHIO 43216					

DSCC FORM 2233 APR 97


DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E515-01

1.	SCOPE
1.	SCOPE

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number		Circuit function	
01	AD7870T		12-bit analog-to-digital co	onverter
1.2.3 <u>Device class designator</u> follows:	r. The device class designator i	is a single letter ic	lentifying the product assura	nce level as
Device class	<u>[</u>	Device requireme	nts documentation	
Μ			quirements for MIL-STD-883 accordance with MIL-PRF-3	
Q or V	Certification and	d qualification to N	1IL-PRF-38535	
1.2.4 <u>Case outline(s)</u> . The ca	ase outline(s) are as designated	in MIL-STD-1835	5 and as follows:	
Outline letter	Descriptive designator	Terminals	Package style	
	DIP3-T24 or CDIP4-T24 CQCC1-N28	24 28	Dual-in-line Square leadless ch	ip carrier
1.2.5 <u>Lead finish</u> . The lead fi appendix A for device class M.	nish is as specified in MIL-PRF	-38535 for device	classes Q and V or MIL-PRI	F-38535,
CTAND		SIZE		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90632
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 2
DSCC FORM 2224			

DSCC FORM 2234 APR 97

# 1.3 Absolute maximum ratings. 1/

Positive supply voltage (V <sub>DD</sub> ) to AGND	0.3 V dc to +7.0 V dc
Negative supply voltage (VSS) to AGND	+0.3 V dc to -7.0 V dc
AGND to DGND	0.3 V dc to V <sub>DD</sub> +0.3 V dc
Analog input range (V <sub>IN</sub> ) to AGND	15 V dc to +15 V dc
Reference output voltage (REF OUT) to AGND	0 V dc to V <sub>DD</sub>
Digital input voltage to DGND	0.3 V dc to V <sub>DD</sub> +0.3 V dc
Digital output voltage to DGND	0.3 V dc to V <sub>DD</sub> +0.3 V dc
Power dissipation (P <sub>D</sub> ), $T_A = +75^{\circ}C$	450 mW <u>2</u> /
Lead temperature (soldering, 10 seconds)	+300°C
Storage temperature range	65°C to +150°C
Thermal resistance, junction–to-case $(\theta_{JC})$	See MIL-STD-1835
Thermal resistance, junction–to-ambient ( $\theta_{JA}$ )	120°C/W

## 1.4 Recommended operating conditions.

Positive supply voltage range (V <sub>DD</sub> )	+4.75 V dc to +5.25 V dc
Negative supply voltage range (VSS)	4.75 V dc to -5.25 V dc
Analog input range	3.0 V dc to +3.0 V dc
Ambient operating temperature range (T <sub>A</sub> )	55°C to +125°C

# 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

# SPECIFICATION

### DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

# STANDARDS

### DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

 $\underline{2}$ / Above T<sub>A</sub> = +75°C, derate 10 mW/°C.

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90632
A 3	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 3

APR 97

## HANDBOOKS

#### DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.

3.3 <u>Electrical performance characteristics and post irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post irradiation parameter limits are as specified in table I and shall apply over the full ambient operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90632
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET <b>4</b>
DSGC FORM 2024			

	T,	ABLE I. Electrical perf	formance	characteria	<u>stics</u> .			
Test	Symbol	$\begin{array}{l} \mbox{Conditions } \underline{1}/2 \\ -55^{\circ}\mbox{C} \leq T_A \leq +12 \\ \mbox{unless otherwise sp} \end{array}$	25°C	Group A subgroup		Li	mits	Unit
						Min	Max	1
Resolution for which no missing codes are	RES	V <sub>DD</sub> = +4.75 V, V <sub>SS</sub> = -5.25 V		1,2,3	01	12		BITS
guaranteed Integral linearity error	ILE	$V_{DD} = +4.75 V,$		1,2,3	01		±1	LSB
Differential linearity error	DLE	$V_{SS} = -5.25 V$ $V_{DD} = +4.75 V$ ,		1,2,3	01		±1	LSB
Bipolar zero error	BZE	$V_{SS} = -5.25 V$ $V_{DD} = +4.75 V,$ $V_{SS} = -5.25 V$		1,2,3	01		±5	LSB
Positive full scale error <u>3</u> /	PFSE	$V_{SS} = -5.25 V$ $V_{DD} = +4.75 V,$ $V_{SS} = -5.25 V$		1,2,3	01		±5	LSB
Negative full scale error <u>3</u> /	NFSE	$V_{DD} = +4.75 V,$ $V_{SS} = -5.25 V$		1,2,3	01		±5	LSB
Signal to noise ratio <u>4</u> /	SNR	$V_{DD} = +4.75 V,$ $V_{SS} = -5.25 V,$ $V_{IN} = 10 \text{ kHz sine was}$ $f_{SAMPLE} = 100 \text{ kHz}$		4,5,6	01	69		dB
Total harmonic distortion	THD	$V_{DD} = +4.75 V,$ $V_{SS} = -5.25 V,$ $V_{IN} = 10 \text{ kHz sine was}$ $f_{SAMPLE} = 100 \text{ kHz}$	/ave,	4,5,6	01		-78	dB
Peak harmonic	PH	$V_{DD} = +4.75 V,$ $V_{SS} = -5.25 V,$ $V_{IN} = 10 \text{ kHz sine was f_{SAMPLE} = 100 \text{ kHz}$	/ave,	4,5,6	01		-78	dB
Intermodulation distortion 2nd and 3rd order terms	IMD	$V_{DD} = +4.75 V,$ $V_{SS} = -5.25 V,$ $f_a = 9 \text{ kHz}, f_b = 9.5 \text{ k}$ $f_{SAMPLE} = 50 \text{ kHz}$		4,5,6	01		-78	dB
See footnotes at end of table	<u>}</u> .		,					
STAN MICROCIRCI	NDARD UIT DRAW	VING	SIZ A				596	62-90632
DEFENSE SUPPLY COLUMBUS, O	CENTER CO	OLUMBUS		R		ĒL	SHEET	5

5

Α

COLUMBUS, OHIO 43216-5000

	TABL	E I. Electrical performance chara	<u>cteristics</u> – Co	ntinued.			
Test	Symbol	$\begin{array}{l} Conditions \ \underline{1}/\underline{2}/\\ -55^\circ C \leq T_A \leq +125^\circ C\\ unless \ otherwise \ specified \end{array}$	Group A subgroups	Device type	Lii	mits	Unit
					Min	Max	
Track / hold <u>5</u> / acquisition time	tACQ	V <sub>DD</sub> = +4.75 V, V <sub>SS</sub> = -5.25 V	4,5,6	01		2	μs
Analog input voltage	V <sub>IN</sub>	V <sub>DD</sub> = +4.75 V,	1,2,3	01		±3	V
Analog input current	I <sub>IN</sub>	$V_{SS} = -5.25 V$ $V_{DD} = +5.25 V$ ,	1,2,3	01		±500	μA
Voltage reference output	V <sub>REF</sub>	V <sub>SS</sub> = -5.25 V V <sub>DD</sub> = +5 V, V <sub>SS</sub> = -5 V	1	01	2.99	3.01	V
Voltage reference output temperature coefficient	dREF/ dT	V <sub>DD</sub> = +5 V, V <sub>SS</sub> = -5 V	2,3	01		+60	ppm/°C
Reference load sensitivity	∆REF	$I_{IN} = 0$ to 500 $\mu$ A, $V_{DD} = +5$ V, $V_{SS} = -5$ V, reference load not changed during conversion	1,2,3	01		±1	mV
Digital input <u>5</u> / capacitance	C <sub>IN</sub>	V <sub>DD</sub> = +5 V, V <sub>SS</sub> = -5 V	4	01		10	pF
Floating state output <u>5</u> / capacitance	C <sub>OUT</sub>	V <sub>DD</sub> = +5 V, V <sub>SS</sub> = -5 V	4	01		15	pF
Digital input high voltage	VINH	V <sub>DD</sub> = +4.75 V, V <sub>SS</sub> = -5.25 V	7,8	01	2.4		V
Digital input low voltage	V <sub>INL</sub>	V <sub>DD</sub> = +4.75 V, V <sub>SS</sub> = -5.25 V	7,8	01		0.8	V
Digital input current	I <sub>IN</sub>	V <sub>DD</sub> = +5.25 V, V <sub>SS</sub> = -5.25 V	1,2,3	01		±10	μA
Digital output high voltage	Vон	ISOURCE = 40 μA, V <sub>DD</sub> = +4.75 V, V <sub>SS</sub> = -5 V	1,2,3	01	4		V
Digital output low voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 1.6 mA, V <sub>DD</sub> = +4.75 V, V <sub>SS</sub> = -5 V	1,2,3	01		0.4	V
Floating state leakage current	Ilkg	V <sub>DD</sub> = +5.25 V, V <sub>SS</sub> = -5.25 V, DB11- DB0	1,2,3	01		±10	μA

TABLE L Electrical performance characteristics – Continued

See footnotes at end of table.

# STANDARD **MICROCIRCUIT DRAWING** DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE A		5962-90632
	REVISION LEVEL A	SHEET 6

Test	Symbol	$\begin{array}{l} \mbox{Conditions} \ \underline{1}/\underline{2}/ \\ -55^{\circ}C \leq T_A \leq +125^{\circ}C \\ \mbox{unless otherwise specified} \end{array}$	Group A subgroups	Device type	Lii	mits	Unit
					Min	Max	_
Positive supply current	I <sub>DD</sub>	V <sub>DD</sub> = +5.25 V, V <sub>SS</sub> = -5.25 V	1,2,3	01		13	mA
Negative supply current	I <sub>SS</sub>	$V_{DD} = +5.25 V,$ $V_{SS} = -5.25 V$	1,2,3	01		6	mA
Conversion time	<sup>t</sup> CONV	$V_{DD} = +5 V$ , $V_{SS} = -5 V$ , external clock = 2.5 MHz	9,10,11	01		8	μs
		$V_{DD} = +5 V, V_{SS} = -5 V,$ internal clock			6.5	9	
CONVST pulse width	t <sub>1</sub>	<u>5/, 6/, 7/, 8/</u>	9,10,11	01	50		ns
$\overline{\text{CS}}$ to $\overline{\text{RD}}$ setup	t2	Mode 1, <u>5</u> /, <u>6</u> /, <u>7</u> /, <u>8</u> /	9,10,11	01	0		ns
RD pulse width	t3	<u>6</u> /, <u>7</u> /, <u>8</u> /	9,10,11	01	75		ns
$\overline{\text{CS}}$ to $\overline{\text{RD}}$ hold	t4	Mode 1, <u>5</u> /, <u>6</u> /, <u>7</u> /, <u>8</u> /	9,10,11	01	0		ns
RD to INT delay	t5	<u>5/, 6/, 7/, 8/</u>	9,10,11	01		70	ns
Data access time after RD	t <sub>6</sub>	<u>6/, 7/, 8/, 9/</u>	9,10,11	01		70	ns
Bus relinquish time after RD	t7	<u>6/, 7/, 8/, 10/</u>	9,10,11	01	5	50	ns
HBEN to RD setup	t <sub>8</sub>	<u>5/, 6/, 7/, 8/</u>	9,10,11	01	0		ns
HBEN to RD hold	tg	<u>5/, 6/, 7/, 8/</u>	9,10,11	01	0		ns
SSTRB to SCLK falling edge setup	t <sub>10</sub>	<u>5</u> /, <u>6</u> /, <u>7</u> /, <u>8</u> /	9,10,11	01	100		ns
SCLK cycle	t <sub>11</sub>	<u>5/, 6/, 7/, 8/, 11/</u>	9,10,11	01	370		ns
SCLK to valid data delay	t12	<u>5/, 6/, 7/, 8/, 12/</u>	9,10,11	01		150	ns

# STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE A		5962-90632
	REVISION LEVEL <b>A</b>	SHEET 7

	TABLE I	. Electrical performance chara	<u>icteristics</u> – Co	ntinued.			
Test	Symbol	Conditions $1/2/$ -55°C $\leq$ T <sub>A</sub> $\leq$ +125°C unless otherwise specified	Group A subgroups	Device type	Li	mits	Unit
					Min	Max	
SCLK rising edge to	t <sub>13</sub>	<u>5/, 6/, 7/, 8/</u>	9,10,11	01	20	100	ns
Bus relinquish time after SCLK	t <sub>14</sub>	<u>5</u> /, <u>6</u> /, <u>7</u> /, <u>8</u> /	9,10,11	01	10	100	ns
$\overline{\text{CS}}$ to $\overline{\text{RD}}$ setup	t <sub>15</sub>	Mode 2, <u>5</u> /, <u>6</u> /, <u>7</u> /, <u>8</u> /	9,10,11	01	60		ns
CS to BUSY propagation delay	t <sub>16</sub>	<u>5/, 6/, 7/, 8/</u>	9,10,11	01		120	ns
Data setup prior to	t <sub>17</sub>	<u>5/, 6/, 7/, 8/</u>	9,10,11	01	200		ns
$\overline{\text{CS}}$ to $\overline{\text{RD}}$ hold	t <sub>18</sub>	Mode 2, <u>5</u> /, <u>6</u> /, <u>7</u> /, <u>8</u> /	9,10,11	01	0		ns
HBEN to CS setup	t <sub>19</sub>	<u>5/, 6/, 7/, 8/</u>	9,10,11	01	0		ns
HBEN to CS hold	t <sub>20</sub>	<u>5/, 6/, 7/, 8/</u>	9,10,11	01	0		ns
Functional test	FT	See 4.4.1b	7,8	01			

TABLE I. <u>Electrical performance characteristics</u> – Continued.

 $1/V_{DD} = +5 V$ ,  $V_{SS} = -5 V$ , AGND = DGND = 0 V, unless otherwise stated.

<u>2</u>/ f<sub>CLK</sub> = 2.5 MHz.

3/ Measured with respect to internal reference and includes bipolar offset error.

4/ SNR calculation includes distortion and noise components.

5/ Measured only at initial design characterization and after design or process changes which might affect this parameter. These limits are guaranteed even though they are not tested.

<u>6</u>/ All input signals are specified with  $t_r = t_f = 5$  ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

- <u>7</u>/ Serial timing is measured with a 4.7 k $\Omega$  pull-up resistor on SDATA and SSTRB and a 2 k $\Omega$  pull-up on SCLK. The capacitance on all three outputs is 35 pF.
- 8/ See figures 3 and 4.

9/ Test t<sub>6</sub> is measured loaded and defined as the time required for an output to cross 0.8 V or 2.4 V.

<u>10</u>/ Test t<sub>7</sub> is measured loaded and defined as the time required for the data lines to change 0.5 V.

11/ SCLK mark/space ratio measured from a voltage level of 1.6 V is 40/60 to 60/40.

 $\underline{12}$ / SDATA will drive higher capacitive loads but this will add the t<sub>12</sub> since it increases the external RC time circuit

 $(4.7 \text{ k}\Omega \parallel \text{CL})$  and hence the time to reach 2.4 V.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90632
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 8
DSCC FORM 2234			

Device type		01
Case outlines	L	3
Terminal number	Termin	al symbol
1	RD	NC
2	BUSY / INT	RD
3	CLK	BUSY / INT
4	DB11 / HBEN	CLK
5	DB10/SSTRB	DB11 / HBEN
6	DB9 / SCLK	DB10/SSTRB
7	DB8 / SDATA	DB9 / SCLK
8	DB7 / LOW	NC
9	DB6 / LOW	DB8 / SDATA
10	DB5 / LOW	DB7 / LOW
11	DB4 / LOW	DB6 / LOW
12	DGND	DB5 / LOW
13	DB3 / DB11	DB4 / LOW
14	DB2 / DB10	DGND
15	DB1 / DB9	NC
16	DB0 / DB8	DB3 / DB11
17	V <sub>DD</sub>	DB2 / DB10
18	AGND	DB1 / DB9
19	REF OUT	DB0 / DB8
20	V <sub>IN</sub>	V <sub>DD</sub>
21	VSS	AGND
22	12/ 8 /CLK	NC
23	CONVST	REF OUT
24	CS	VIN
25		V <sub>SS</sub>
26		12/ 8 /CLK
27		CONVST
28		CS

FIGURE 1. Terminal connections.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90632
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 9

12/ 8 / CLOCK	DB11/ HBEN	DB10/ SSTRB	DB9/ SCLK	DB8/ SDATA	DB7/ LOW	DB6/ LOW	DB5/ LOW	DB4/ LOW	DB3/ DB11	DB2/ DB10	DB1/ DB9	DB0/ DB8
HI <u>1</u> /	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
LOW <u>2</u> / or –5 V	HI	SSTRB	SCLK	SDATA	LOW	LOW	LOW	LOW	DB11 (MSB)	DB10	DB9	DB8
LOW <u>2</u> / or –5 V	LOW	SSTRB	SCLK	SDATA	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DBO (LSB)


- $\underline{1}$  A single 12-bit parallel word for 16-bit data buses.
- 2/ A two-byte format for 8-bit data buses. HBEN controls the byte-formatted data. Whereas, SSTRB, SCLK, and SDATA control the serial data output format.

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90632
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 10







NOTES:

- 1. Times  $t_2$ ,  $t_3$ ,  $t_4$ ,  $t_8$ , and  $t_9$  are the same for a high byte read as for a low byte read.
- 2. External 4.7 kΩ pull-up resistor.
- 3. External 2 k $\Omega$  pull-up resistor, continuous SCLK (dashed line) when 12/ $\overline{8}$  / CLK = -5 V, noncontinuous when 12/ $\overline{8}$  / CLK = 0 V.

FIGURE 3. Mode 1 timing diagram - continued, (byte or serial read).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90632
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 11





FIGURE 3. Mode 2 timing diagram, (12-bit parallel read).



- 2. External 4.7 k $\Omega$  pull-up resistor.
- 3. External 2 k $\Omega$  pull-up resistor, continuous SCLK (dashed line) when 12/ $\overline{8}$  / CLK = -5 V, noncontinuous when 12/ $\overline{8}$  / CLK = 0 V.

FIGURE 3. Mode 2 timing diagram - continued, (byte or serial read).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90632
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 12

NOTES:

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 81 (see MIL-PRF-38535, appendix A).

# 4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

- 4.2.1 Additional criteria for device class M.
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein.
- 4.2.2 Additional criteria for device classes Q and V.
  - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
  - b. Interim and final electrical test parameters shall be as specified in table II herein.
  - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90632
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 13

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgr (in accord MIL-PRF-38	ance with
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1	1	1
Final electrical parameters (see 4.2)	1,2,3,4,5,6, <u>1</u> / 7,8,9,10,11	1,2,3,4,5, <u>1</u> / 6,7,8,9,10,11	1,2,3,4,5, <u>1</u> / 6,7,8,9,10,11
Group A test requirements (see 4.4)	1,2,3,4,5,6, 7,8,9,10,11	1,2,3,4,5,6, 7,8,9,10,11	1,2,3,4,5,6, 7,8,9,10,11
Group C end-point electrical parameters (see 4.4)	1	1	1,2,3,4,5,6, 9,10,11
Group D end-point electrical parameters (see 4.4)	1	1	1
Group E end-point electrical parameters (see 4.4)			

TABLE II. Electrical test requirements.

1/ PDA applies to subgroup 1.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

#### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, Q and V subgroups 7 and 8 tests shall be sufficient to verify the truth table.
- c. Parameters specified in table I herein with note <u>5</u>/ shall be tested on initial release or design. Sample size shall be 15, 0 failures allowed.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- b.  $T_A = +125^{\circ}C$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90632
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 14

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the post irradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

### 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

#### 6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

## 6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE <b>A</b>		5962-90632
		REVISION LEVEL	SHEET 15
DSCC FORM 2234			

APR 97

## STANDARD MICROCIRCUIT DRAWING BULLETIN

## DATE: 01-07-10

Approved sources of supply for SMD 5962-90632 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN 2/
5962-9063201MLA	24355	AD7870TQ/883B
5962-9063201M3A	24355	AD7870TE/883B

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

24355

Analog Devices Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062 Point of contact: Bay F-1 Raheen Ind. Estate Limerick, Ireland

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.