

HD74LS90 • Decade Counters

The HD74LS90 contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and threestage binary counter for divide-by-five. This device has a gated zero reset and also has gated set-to-nine inputs for use in BCD nine's complement applications. To use this maximum count length of this counter the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are descrived in the appropriate function table. A symmetrical divide-by-ten count can be obtained from HD-74LS90 counter by connecting the Q_D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q_A .



PIN ARRANGEMENT

BLOCK DIAGRAM



■ABSOLUTE MAXIMUM RATINGS

Item Supply voltage		Symbol	Ratings	Unit V	
		Vcc	7.0		
Input voltage	R Inputs	V	7.0	v	
	A, B Inputs	Vin	5.5	v	
		Topr	-20~+75	Ċ	
Storage temper	ature range	Tils			

FUNCTION TABLE Reset/Count Function Table

	Reset	Inputs			Out	puts		
R0(1)	R0(2)	R9(1)	R9(2)	Qu	Qc	QB	QA	
Н	Н	L	×	L	L	L	L	
Н	Н	×	L	L	L	L	L	
×	×	Н	Н	Н	L	L	Н	
×	L	×	L	Count				
L	×	L	×		Co	unt		
L	×	×	L		Co	unt		
×	L	L	×		Co	unt		

BCD Count Sequence(Notes1) Bi-Quinary Count Sequence(Notes2)

		-								
Count		Out	puts		<u> </u>	Qutputs				
Count	Qu	Qc	QB QA Count	QA	QD	Qc	QB			
0	L	L	L	L	0	L	L	L	L	
1	L	L	L	н	1	L	L	L	н	
2	L	L	н	L	2	L	L	Н	L	
3	L	L	н	Н	3	L	L	Н	[н	
4	L	н	L	L	4	L	Н	L	L	
5	L	Н	L	Н	5	н	L	L	_ L	
6	L	Н	Н	L	6	Н	L	L	н	
7	L	Н	н	н	7	Н	L	Н	L	
8	н	L	L	L	8	Н	L	Н	Н	
9	Н	L	L	Н	9	Н	н	L	L	

Notes) 1. Output Q_A is connected to input B for BCD count. 2. Output Q_D is connected to input A for Bi-quinary count.

3. H; high level, L; low level, X; irrelevant.






ERECOMMENDED OPERATING CONDITIONS

Ite	Item Symbol		min	typ	max	Unit	
Count	A input		0		32	MHz	
frequency B input		fcount	0	_	16	MPIZ	
Pulse width	A input	tw	15	_	-		
	B input		30	_	-	ns	
	Reset inputs		15	-	-]	
Setup time		t. u	25	-	-	ns	

TIMING DEFINITION



ELECTRICAL CHARACTERISTICS ($Ta = -20 \sim +75^{\circ}C$)

	Item	Symbol		Test Conditions		min	typ*	max	Uni
Input voltage		Vin				2.0	_	_	v
input volta	age	VIL				_		0.8	v
Output voltage		Vон	$V_{cc} = 4.75V$,	$V_{IH}=2V, V_{IL}=0.8V, I_{C}$	$\rho_{H} = -400 \mu A$	2.7	-	-	v
		.,			$Io_L = 4mA^{**}$	-		0.4	
	$V_{OL} \qquad V_{CC} = 4.75 \text{V}, \ V_{IH} = 2 \text{V}, \ V_{IL} = 0.8 \text{V} \qquad I_{OL} = 8 \text{mA}^{**}$			-	0.5	v			
	Any Reset	-			-		-0.4		
	A input	IL	$V_{CC} = 5.25 V,$	$V_l = 0.4 V$	—	_	-2.4	mA	
	B input						_	-3.2	
Any Reset	Any Reset		$V_{cc} = 5.25 V, V_l = 2.7 V$				_	20	μA
Input current	A input	Іін					-	40	
	B input						-	80	
	Any Reset			$V_i = 7 V$	-	-	0.1		
	A input	- Iı	Vcc = 5.25V	V E EV			0.2	mA	
	B input		$V_I = 5.5 \text{V}$				-	0.4	
Short-cir	cuit output current	los	$V_{cc} = 5.25 V$			- 20	_	-100	m A
Supply cu	rrent * * *	Icc	$V_{cc} = 5.25 V$			-	9	15	mA
nput clan	np voltage	Vik	$V_{cc} = 4.75V$,	$I_{IN} = -18 \text{mA}$		_	_	-1.5	v

* V_{CC} =5V, T_a =25°C ** Q_A output is tested at specified I_{OL} plus the limit value of I_{IL} for the B input. This permits driving the B input while maintaining full fan out capability.

 I_{CC} is measured with all outputs open, both R_0 inputs grounded following momentary connection to 4.5V, and all other inputs grounded.


ESWITCHING CHARACTERISTICS ($V_{cc} = 5V$, $T_a = 25^{\circ}C$)

Item	Symbol	Inputs	Outputs	Test Conditions	min	typ	max	Unit
M		Α	QA		32	42	-	MIL
Maximum count frequency	fmax	В	QB		16	-	_	MH2
	tplh	٨			_	10	16	
	tphl.	A	QA		-	12	18	ns
	tPLH	В	0		-	32	48	ns
	tPHL .	Б	QD	C 15-F	_	34	50	
	tplH	В	0.		-	10	16	ns
	I PHL		QB			14	21	
Propagation delay time	tplh	В	$C_L = 15 \text{pF},$ – 21	21	32			
	tPHL.	D	Qc	$RL = 2K \Omega$		35	ns	
	I PLH	В			-	21	32	
	I PHL	D	Q₽		-	23	35	ns
	t PHL	Set-to-0	QA~QD			26	40	ns
	t PLH	Set-to-9	QA, QD		-	20	30	
	t PHL	Set-10-9	QB, QC		-	26	40	ns

OHITACHI

TESTING METHOD







Notes) 1. Input pulse; $t_{TLH} \leq 15$ ns. $t_{THL} \leq 6$ ns, PRR=1 MHz, duty cycle=50% C_L includes probe and jig capacitance.
 All diodes are 1S2074 ①.



Waveform-1 f=ar, tPLH, tPHL(Clock→Q)






2) Testing Table

	From input	Inputs				Outputs				
Item	to output	Α	В	Ro	R9	QA	Qв	Qc	Qυ	
	A→Q	IN	to Qa	GND	GND	Out	Out	Out	Out	
fmax	B→Q	4.5V	IN	GND	GND	_	Out	Out	Out	
	A→QA	IN	to QA	GND	GND	Out		-	-	
	A→Qn	IN	to QA	GND	GND	—	-	-	Out	
	B→Q _B	4.5V	IN ·	GND	GND	_	Out		-	
<i>t₽LH</i>	B→Qc	4.5V	IN	GND	GND	_	—	Out	-	
tphl.	B→QD	4.5V	IN	GND	GND	_	-	-	Out	
	Rð≁Q	IN*	to QA	IN	GND	Out	Out	Out	Out	
	R∮≛→Q	IN*	to QA	GND	IN	Out	Out	Out	Ou	


*; For initialized


**; Measured with each input and unused inputs at 4.5V.

Waveform-2 tPHL(Ro→Q)



Waveform-3 tplh. tphl(R4→Q)






O HITACHI

HITACHI/ LOGIC/ARRAYS/MEM 29E D 🗰 4496203 0014913 0 🗰


PACKAGING INFORMATIONS


Factory orders for circuits described in this databook should include a three-part type number as explained in the following example.




-20


Plastic DIP





20 Pin





OHITACHI

Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300


11


HITACHI/ LOGIC/ARRAYS/MEM 29E D


4496203 0014914 2 🔳

T-90-20

PACKAGING INFORMATIONS







12

HITACHI

Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300