# SIEMENS

#### 8-Bit CMOS Microcontroller


SAB-C503

#### Preliminary

- Fully compatible to standard 8051 microcontroller
- Versions for 12 / 20 MHz operating frequency
- 8 K × 8 ROM (SAB-C503-1R only)
- 256 x 8 RAM
- Four 8-bit ports, (including one input port for digital or analog input)
- Three 16-bit Timers / Counters (Timer 2 with Up/Down Counter feature)
- USART
- Genuine 10-bit A/D Converter with 8 multiplexed inputs
- Seven interrupt sources, two priority levels
- Programmable 15-bit Watchdog Timer
- Oscillator Watchdog
- Fast Power On Reset
- Power Saving Modes
- P-LCC-44 package

● Temperature ranges: SAB-C503 T<sub>A</sub>: 0 °C to 70 °C

SAF-C503 T<sub>A</sub>: - 40 'C to 85 'C



**SAB-C503** 

**SIEMENS** 

The SAB-C503-L/C503-1R described in this document is compatible (not pin-compatible) with the SAB 80C32/C52 and can be used for all present SAB 80C52 applications.


The SAB-C503-1R contains a non-volatile 8 K  $\times$  8 read-only program memory, a volatile 256  $\times$  8 read/write data memory, four ports, three 16-bit timers/counters, a seven source, two priority level interrupt structure, a serial port, versatile fail save mechanisms and a genuine 10-bit A/D Converter. The SAB-C503-L is identical, except that it lacks the program memory on chip. Therefore the term SAB-C503 refers to both versions within this specification unless otherwise noted.


## **Ordering Information**

Туре	Ordering Code	Package	Description (8-Bit CMOS microcontroller)			
SAB-C503-LN	Q67120-C835	P-LCC-44	for external memory 12 MHz			
SAB-C503-1RN	Q67120-C834	P-LCC-44	with mask-programmable ROM, 12 MHz			
SAB-C503-L20N	Q67120-C877	P-LCC-44	for external memory 20 MHz			
SAB-C503-1R20N	Q67120-C878	P-LCC-44	with mask-programmable ROM, 20 MHz			
SAF-C503-LN	Q67120-C879	P-LCC-44	for external ROM, 12 MHz, ext. temp. – 40 °C to 85 °C			
SAF-C503-1RN	Q67120-C880	P-LCC-44	with mask-programmable ROM, 12 MHz, ext. temp. – 40 °C to 85 °C			
SAF-C503-L20N	Q67120-C881	P-LCC-44	for external memory, 20 MHz, ext. temp. – 40 °C to 85 °C			
SAF-C503-1R20N	Q67120-C882	P-LCC-44	with mask-programmable ROM, 20 MHz, ext. temp. – 40 °C to 85 °C			

Note: Extended temperature range - 40 °C to 110 °C (SAH-C503) on request.







Logic Symbol

#### Pin Definitions and Functions

Symbol	Pin Number	I/O	Funct	ion	
	P-LCC-44	*)			
P1.7 – P1.0	12–5	1	digital voltage Conve	3-bit unidirect input, if volta es, and for t	tional input port. Port pins can be used for ge levels meet the specified input high low the multiplexed analog inputs of the A/D-neously. Port 1 also contains the timer 2 function.
			The se	•	ctions are assigned to the pins of port 1, as
	5 6		P1.0 P1.1	AN0 / T2 AN1 / T2EX	Analog input channel 0 Input to counter 2 Analog input channel 1 Capture - Reload trigger of timer 2 / Up-Down count
	7		P1.2	AN2	Analog input channel 2
	8		P1.3	AN3	Analog input channel 3
	9		P1.4	AN4	Analog input channel 4
	10		P1.5	AN5	Analog input channel 5
	11		P1.6	AN6	Analog input channel 6
	12		P1.7	AN7	Analog input channel 7

<sup>\*)</sup> I = Input O = Output

## Pin Definitions and Functions (cont'd)

Symbol	Pin Number	I/O	Function
	P-LCC-44	*)	
P3.0 – P3.7	14–21	I/O	Port 3
P3.0 – P3.7			is a bidirectional I/O port with internal pull-up resistors. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state they can be used as inputs. As inputs, port 3 pins being externally pulled low will source current ( $I_{\rm IL}$ , in the DC characteristics) because of the internal pull-up resistors. Port 3 also contains the interrupt, timer, serial port 0 and external memory strobe pins which are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate.  The secondary functions are assigned to the pins of port 3, as follows:
	14		<ul><li>− R×D (P3.0): receiver data input (asynchronous) or data</li></ul>
			input/output (synchronous) of serial interface
	15		- T×D (P3.1): transmitter data output (asynchronous) or
			clock output (synchronous) of serial interface  - INTO (P3.2): interrupt 0 input/timer 0 gate control
	16		- INT0 (P3.2): interrupt 0 input/timer 0 gate control (P3.3): interrupt 1 input/timer 1 gate control
	17	1	- T0 (P3.4): counter 0 input
	18		-T1 (P3.5): counter 1 input
	19		- WR (P3.6): the write control signal latches the data byte
	20		from port 0 into the external data memory
			- RD (P3.7): the read control signal enables the external
	21		data memory to port 0

<sup>\*)</sup> I = Input O = Output

## Pin Definitions and Functions (cont'd)

Symbol	Pin Number	I/O	Function						
	P-LCC-44	*)							
XTAL2	22	-	XTAL2 Output of the inverting oscillator amplifier.						
XTAL1	23	_	Input to the inverting oscillator amplifier and input to the internal clock generator circuits.  To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is divided down by a divide-by-two flip-flop. Minimum and maximum high and low times a well as rise/fall times specified in the AC characteristics must be observed.						
P2.0 – P2.7	25–32	I/O	Fort 2 is a bidirectional I/O port with internal pull-up resistors. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state they can be used as inputs. As inputs, port 2 pins being externally pulled low will source current ( $I_{\rm IL}$ , in the DC characteristics) because of the internal pull-up resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pull-up resistors when issuing 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 issues the contents of the P2 special function register.						
PSEN	33	0	The <b>Program Store Enable</b> output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periods except during external data memory accesses. Remains high during internal program execution.						
RESET	13	I	<b>RESET</b> A high level on this pin for two machine cycles while the oscillator is running resets the device. An internal diffused resistor to $V_{\rm SS}$ permits power-on reset using only an external capacitor to $V_{\rm CC}$ .						

<sup>\*)</sup> I = Input O = Output



## Pin Definitions and Functions (cont'd)

Symbol	Pin Number	1/0	Function				
	P-LCC-44	*)					
ALE	34	0	The Address Latch Enable output is used for latching the low-byte of the address into external memory during normal operation. It is activated every six oscillator periods except during an external data memory access.				
ĒĀ 35			External Access Enable When held at high level, instructions are fetched from the internal ROM (SAB-C503-1R only) when the PC is less than 2000 <sub>H</sub> . When held at low level, the SAB-C503 fetches all instructions from external program memory. For the SAB-C503-L this pin must be tied low.				
P0.0 – P0.7	4336	1/0	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float, and in that state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program or data memory. In this application it uses strong internal pull-up resistors when issuing 1s. Port 0 also outputs the code bytes during program verification in the SAB-C503-1R. External pull-up resistors are required during program verification.				
$V_{AREF}$	2		Reference voltage for the A/D converter.				
$V_{AGND}$	3		Reference ground for the A/D converter.				
$\overline{V_{ t SS}}$	4, 24		Circuit ground potential				
$\overline{V_{ t CC}}$	44		Supply terminal for all operating modes				
N.C.	1	_	No connection				

<sup>\*)</sup> I = Input O = Output

#### **Functional Description**

The SAB-C503 is fully compatible to the standard 8051 microcontroller family.

It is compatible with the SAB 80C52 but not pin-compatible. While maintaining all architectural and operational characteristics of the SAB 80C52 the SAB-C503 incorporates a genuine 10-bit A/D Converter as well as some enhancements in the Timer2 and Fail Save Mechanism Unit.

Figure 1 shows a block diagram of the SAB-C503.




Figure 1 Block Diagram of the SAB-C503

## **SIEMENS**

#### **CPU**

The SAB-C503 is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44 % one-byte, 41 % two-byte, and 15 % three-byte instructions. With a 12 MHz crystal, 58 % of the instructions executed in 1.0  $\mu$ s (20 MHz : 600 ns).

#### **Special Function Register PSW**

	MSB							LSB	
Bit No.	7	6	5	4	3	2	1	0	-
Addr. D0 <sub>H</sub>	CY	AC	F0	RS1	RS0	OV	F1	Р	PSW

Bit		Function
CY	- ··	Carry Flag
AC		Auxiliary Carry Flag (for BCD operations)
F0		General Purpose Flag
RS1	RS0	Register Bank select control bits
0	0	Bank 0 selected, data address 00 <sub>H</sub> - 07 <sub>H</sub>
0	1	Bank 1 selected, data address 08H - 0FH
1	0	Bank 2 selected, data address 10H - 17H
1	1	Bank 3 selected, data address 18H - 1FH
OV		Overflow Flag
F1		General Purpose Flag
P		Parity Flag. Set/cleared by hardware each instruction cycle to indicate an odd/even number of "one" bits in the accumulator, i.e. even parity.

Reset value of PSW is 00H.

## **Special Function Registers**

All registers, except the program counter and the four general purpose register banks, reside in the special function register area.

The 33 special function registers (SFRs) include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. There are also 128 directly addressable bits within the SFR area.

All SFRs are listed in table 1, table 2 and table 3.

In **table 1** they are organized in numeric order of their addresses. In **table 2** they are organized in groups which refer to the functional blocks of the SAB-C503. **Table 3** illustrates the contents of the SFRs.

Table 1
Special Function Registers in Numeric Order of their Addresses

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80 <sub>H</sub>	P0 1)	FFH	98 <sub>H</sub>	SCON 1)	00 <sub>H</sub>
81 <sub>H</sub>	SP	07 <sub>H</sub>	99H	SBUF	XXH <sup>2)</sup>
82H	DPL	00H	9AH	reserved	XXH <sup>2)</sup>
83 <sub>H</sub>	DPH	00H	9BH	reserved	XXH <sup>2)</sup>
84H	(WDTL) 3)	00H	9CH	reserved	XXH 2)
85 <sub>H</sub>	(WDTH) 3)	00H	9DH	reserved	XXH <sup>2)</sup>
86H	WDTREL	00H	9EH	reserved	XXH <sup>2)</sup>
87H	PCON	000X0000 <sub>B<sup>2)</sup></sub>	9FH	reserved	XXH <sup>2)</sup>
88 <sub>H</sub>	TCON 1)	00 <sub>H</sub>	A0 <sub>H</sub>	P2 ¹)	FFH
89H	TMOD	00H	A1H	reserved	XXH <sup>2)</sup>
8A <sub>H</sub>	TL0	00 <sub>H</sub>	A2H	reserved	XXH <sup>2)</sup>
8B <sub>H</sub>	TL1	00H	A3 <sub>H</sub>	reserved	XXH <sup>2)</sup>
8CH	TH0	00H	A4H	reserved	XXH <sup>2)</sup>
8DH	TH1	00H	A5 <sub>H</sub>	reserved	XXH <sup>2)</sup>
8EH	reserved	XXH <sup>2)</sup>	A6H	reserved	XXH <sup>2)</sup>
8FH	reserved	XXH <sup>2)</sup>	A7H	reserved	XXH <sup>2)</sup>
90 <sub>H</sub>	P1 1)	FF <sub>H</sub>	A8 <sub>H</sub>	IE 1)	00 <sub>H</sub>
91 <sub>H</sub>	reserved	00H	A9H	reserved	XXH <sup>2)</sup>
92H	reserved	XXH <sup>2)</sup>	AAH	reserved	XXH <sup>2)</sup>
93H	reserved	XXH <sup>2)</sup>	ABH	reserved	XXH <sup>2)</sup>
94 <sub>H</sub>	reserved	XXH <sup>2)</sup>	ACH	reserved	XXH <sup>2)</sup>
95H	reserved	XXH <sup>2)</sup>	$AD_H$	reserved	XXH <sup>2)</sup>
96 <sub>H</sub>	reserved	XXH <sup>2)</sup>	AEH	reserved	XXH <sup>2)</sup>
97 <sub>H</sub>	reserved	XXH²	AFH	reserved	XXH <sup>2)</sup>

<sup>1):</sup> Bit-addressable Special Function Register

<sup>2):</sup> X means that the value is indeterminate and the location is reserved

<sup>3): () ...</sup> SFR not user accessable

Table 1
Special Function Register in Numeric Order of their Addresses (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
B0 <sub>H</sub>	P3 1)	FFH	D8 <sub>H</sub>	ADCON0 1)	00H
B1H	reserved	XXH <sup>2)</sup>	D9H	ADDATH	00H
B2H	reserved	XXH <sup>2)</sup>	DAH	ADDATL	00H
вз <sub>Н</sub>	reserved	XXH <sup>2</sup>	DВ¦¦	reserved	XXH <sup>2)</sup>
B4 <sub>H</sub>	reserved	XXH <sup>2)</sup>	DCH	ADCON1	0XXX0000 <sub>B</sub> 2)
B5H	reserved	XXH <sup>2)</sup>	DDH	reserved	XXH <sup>2)</sup>
N6H	reserved	XXH <sup>2)</sup>	DEH	reserved	XXH <sup>2)</sup>
B7H	reserved	XXH <sup>2)</sup>	DFH	reserved	XXH <sup>2)</sup>
B8 <sub>H</sub>	<b>IP</b> 1)	XX000000 <sub>B</sub> 2)	E0 <sub>H</sub>	ACC <sup>1)</sup>	00H
В9 <sub>Н</sub>	reserved	XX <sub>H</sub> <sup>2))</sup>	E1H	reserved	XXH <sup>2)</sup>
BAH	reserved	XXH <sup>2)</sup>	E2H	reserved	XXH <sup>2)</sup>
вв <sub>Н</sub>	reserved	XXH <sup>2)</sup>	E3H	reserved	XXH <sup>2)</sup>
BCH	reserved	XXH <sup>2)</sup>	E4H	reserved	XXH <sup>2)</sup>
BDH	reserved	XXH <sup>2)</sup>	E5H	reserved	XXH <sup>2)</sup>
BEH	reserved	XXH <sup>2)</sup>	E6H	reserved	XXH <sup>2)</sup>
BF <sub>H</sub>	reserved	XXH <sup>2)</sup>	E7H	reserved	XXH <sup>2)</sup>
C0H	WDCON 1)	XXXX0000 <sub>B</sub> 2)	E8 <sub>H</sub>	reserved	XXH <sup>2)</sup>
C1H	reserved	XXH <sup>2)</sup>	E9H	reserved	XXH <sup>2)</sup>
C2H	reserved	XXH <sup>2)</sup>	EAH	reserved	XXH <sup>2)</sup>
СЗН	reserved	XXH <sup>2)</sup>	EB <sub>H</sub>	reserved	XXH <sup>2)</sup>
C4H	reserved	XXH <sup>2)</sup>	ECH	reserved	XXH <sup>2)</sup>
C5 <sub>H</sub>	reserved	XXH <sup>2)</sup>	EDH	reserved	XXH 2)
C6 <sub>H</sub>	reserved	XXH <sup>2)</sup>	EEH	reserved	XXH <sup>2)</sup>
C7H	reserved	XXH <sup>2)</sup>	EFH	reserved	XXH 2)
C8 <sub>H</sub>	T2CON 1)	00H	F0 <sub>H</sub>	<b>B</b> 1)	00H
C9H	T2MOD	XXXXXXX0 <sub>B</sub> <sup>2)</sup>	F1H	reserved	XXH <sup>2)</sup>
CAH	RC2L	00 <sub>H</sub>	F2H	reserved	XXH <sup>2)</sup>
СВ <sub>Н</sub>	RC2H	00H	F3 <sub>H</sub>	reserved	XXH <sup>2)</sup>
CCH	TL2	00H	F4H	reserved	XXH <sup>2)</sup>
CDH	TH2	00H	F5H	reserved	XXH <sup>2)</sup>
CEH	reserved	XXH <sup>2)</sup>	F6H	reserved	XXH <sup>2)</sup>
CFH	reserved	XXH <sup>2)</sup>	F7H	reserved	XXH <sup>2)</sup>
D0 <sub>H</sub>	PSW 1)	00H	F8 <sub>H</sub>	reserved	XXH <sup>2)</sup>
D1 <sub>H</sub>	reserved	XXH <sup>2)</sup>	F9 <sub>H</sub>	reserved	XXH <sup>-2)</sup>
D2 <sub>H</sub>	reserved	XXH <sup>2)</sup>	FA <sub>H</sub>	reserved	XXH <sup>2)</sup>
D3H	reserved	XXH <sup>2)</sup>	FB <sub>H</sub>	reserved	XXH <sup>2)</sup>
D4 <sub>H</sub>	reserved	XXH <sup>2)</sup>	FCH	reserved	XXH <sup>2)</sup>
D5 <sub>H</sub>	reserved	XXH <sup>2)</sup>	$FD_H$	reserved	XXH <sup>2)</sup>
D6 <sub>H</sub>	reserved	XXH <sup>2)</sup>	FEH	reserved	XXH <sup>2)</sup>
D7H	reserved	XXH <sup>2)</sup>	FFH	reserved	XXH <sup>2)</sup>

<sup>1):</sup> Bit-addressable Special Function Register

8235605 0061327 735

<sup>2):</sup> X means that the value is indeterminate and the location is reserved

Table 2 **Special Function Registers - Functional Blocks** 

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Register Stack Pointer	E0H <sup>1)</sup> F0H <sup>1)</sup> 83H 82H D0H <sup>1)</sup>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub> 07 <sub>H</sub>
Interrupt System	IE IP	Interrupt Enable Register Interrupt Priority Register	A8 <sub>H</sub> ¹) B8 <sub>H</sub> ¹)	X000 0000B <sub>3</sub> )
Ports	P0 P1 P2 P3	Port 0 Port 1, Analog/Digital Input Port 2 Port 3	80H <sup>1)</sup> 90H <sup>1)</sup> A0H <sup>1)</sup> B0H <sup>1)</sup>	OFF <sub>H</sub> XX <sub>H</sub> <sup>3)</sup> OFF <sub>H</sub> OFF <sub>H</sub>
A/D-Converter	ADCON0 ADCON1 ADDATH ADDATL	A/D Converter Control Register 0 A/D Converter Control Register 1 A/D Converter Data Register High Byte A/D Converter Data Register Low Byte	D8H <sup>1)</sup> DC <sub>H</sub> D9 <sub>H</sub> DA <sub>H</sub>	00H 00H 00H 00H 00H
Serial Channels	PCON 2) SBUF SCON	Power Control Register Serial Channel Buffer Reg. Serial Channel 0 Control Reg.	87 <sub>H</sub> 99 <sub>H</sub> <b>98<sub>H</sub></b> 1)	00 <sub>H</sub> 0XX <sub>H</sub> <sup>3)</sup> 00 <sub>H</sub>
Timer 0 / Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer 0/1 Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88H <sup>1)</sup> 8CH 8DH 8AH 8BH 89H	00H 00H 00H 00H 00H 00H
Timer 2	T2CON T2MOD RC2H RC2L TH2 TL2	Timer 2 Control Register Timer 2 Mode Register Timer 2 Reload Capture Reg., High Byte Timer 2 Reload Capture Reg., Low Byte Timer 2, High Byte Timer 2, Low Byte	C8H <sup>1)</sup> C9H CAH CBH CDH	00H 00H 00H 00H 00H
Watchdog	WDCON WDTREL	Watchdog Timer Control Register Watchdog Timer Reload Reg.	<b>C0H</b> 1) 86H	XXXX 0000B <sup>3)</sup>
Pow.Sav. Modes	PCON	Power Control Register	87 <sub>H</sub>	000X 0000B <sub>3)</sub>

Bit-addressable special function registers
 This special function register is listed repeatedly since some bits of it also belong to other functional blocks

<sup>3)</sup> X means that the value is indeterminate and the location is reserved

Table 3 Contents of SFRs, SFRs in Numeric Order

Address	Register	Bit 7	6	5	4	3	2	1	0
80 <sub>H</sub>	P0		-						
81 <sub>H</sub>	SP		I	I	I	1	l	<u> </u>	1
82 <sub>H</sub>	DPL			1	1			   	 
83 <sub>H</sub>	DPH		 	1	1	1	! !	<u>.                                    </u>	1
86 <sub>H</sub>	WDTREL		I L	I	1	1			
87 <sub>H</sub>	PCON	SMOD	PDS	IDLS	1 _	GF1	GF0	PDE	DLE
88 <sub>H</sub>	TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
89 <sub>H</sub>	TMOD	GATE	C/T	. M1	MO	GATE	C/T	M1	MO
8A <sub>H</sub>	TLO		1	l	 	1	   	1	<del></del>
8B <sub>H</sub>	TL1		·	I	i	1	<u> </u>		1
8C <sub>H</sub>	THO		ĺ	1	! !	I	<u> </u>	<u> </u>	<u> </u>
8D <sub>H</sub>	TH1			; i	] 	1	<u></u>		1
90 <sub>H</sub>	P1								
98 <sub>H</sub>	SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99 <sub>H</sub>	SBUF			<u> </u>	   	<u> </u>	1	 	1
A0 <sub>H</sub>	P2								
A8 <sub>H</sub>	ΙE	EA	EADC	ET2	ES	ET1	EX1	ET0	EX0
во <sub>Н</sub>	P3		<u> </u>					<u> </u>	1
B8 <sub>H</sub>	ΙP	_	PADC	PT2	PS	PT1	PX1	PT0	PX0
C0H	WDCON	_	_	<u> </u>	_	OWDS	WDTS	WDT	SWDT
C8 <sub>H</sub>	T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
C9 <sub>H</sub>	T2MOD	_		_	_	-	-	-	DCEN

SFR bit and byte addressable

SFR not bit addressable

must not be used

-: = bit location is reserved

Table 3
Contents of SFRs, SFRs in Numeric Order (cont'd)

Address	Register	Bit 7	6	5	4	3	2	1	0
CAH	RC2L			I		l			
СВН	RC2H			1	<u> </u>			l	
CCH	TL2				l.	l		I I	
CDH	TH2			1		l I		l	L
D0H	PSW	CY	AC	F0	RS1	RS0	OV	F1	Р
D8 <sub>H</sub>	ADCON0	_	-	IADC	BSY	ADM	MX2	MX1	MX0
D9 <sub>H</sub>	ADDATH	MSB		1		1		<u> </u>	l
DA <sub>H</sub>	ADDATL		LSB			<u> </u>		_	_
DCH	ADCON1	ADCL	_			мхз	MX2	MX1	MX0
E0 <sub>H</sub>	ACC		· !						
F0 <sub>H</sub>	В								

SFR bit and byte addressable

SFR not bit addressable

must not be used

-: = bit location is reserved

## **SIEMENS**

#### Timer / Counter 0 and 1

Timer/Counter 0 and 1 can be used in four operating modes as listed in table 4:

Table 4
Timer/Counter 0 and 1 Operating Modes

Mode	Description		TM	OD		Inpu	Input Clock		
		Gate	C/T	M1	МО	internal	external (max)		
0	8-bit timer/counter with a divide-by-32 prescaler	Х	Х	0	0	$f_{\rm OSC}/_{12\times32}$	fosc/24×32		
1	16-bit timer/counter	Х	Х	0	1	$f_{\rm OSC}/_{12}$	$f_{\rm OSC}/_{24}$		
2	8-bit timer/counter with 8-bit auto-reload	Х	Х	1	0	fosc/12	$f_{ m OSC/24}$		
3	Timer/counter 0 used as one 8-bit timer/counter and one 8-bit timer Timer 1 stops	X	X	1	1	fosc/12	fosd <sub>24</sub>		

In the "timer" function  $(C/\overline{T} = '0')$  the register is incremented every machine cycle. Therefore the count rate is  $f_{OSC}/12$ .

In the "counter" function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is  $f_{\rm OSC}/24$ . External inputs  $\overline{\rm INT0}$  and  $\overline{\rm INT1}$  (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements. **Figure 2** illustrates the input clock logic.




Figure 2
Timer/Counter 0 and 1 Input Clock Logic

8235605 0061331 166

Semiconductor Group

#### Timer 2

Timer 2 is a 16-bit Timer/Counter with an up/down count feature. It can operate either as timer or as an event counter which is selected by bit  $C/\overline{12}$  (T2CON.1). It has three operating modes as shown in **table 5**.

Table 5
Timer/Counter 2 Operating Modes

	T	2CON		T2MOD	T2CON			Input	Clock
Mode	R×CLK or T×CLK	CP/ RL2	TR2	DCEN	EXEN	P1.1/ T2EX Remarks		internal	external (P1.0/T2)
16-bit Auto-	0	0	1	0	0	Х	reload upon overflow		
reload	0	0	1	0	1	↓	reload trigger (falling edge)	f <sub>osc</sub> /12	max $f_{\rm oso}/24$
	0	0	1	1	Х	0	Down counting		
	0	0	1	1	X	1	Up counting		
16-bit Cap- ture	0	1	1	Х	0	Х	16 bit Timer/ Counter (only up-counting)		max
ture	0	1	1	Х	1	↓	capture TH2, TL2 → RC2H, RC2L	f <sub>osc</sub> /12	fosc/24
Baud Rate Gene-	1	Х	1	X	0	Х	no overflow interrupt request (TF2)	£ (D	max
rator	1	X	1	X	1	↓	extra external interrupt ("Timer 2")	fosc/2	f <sub>osc</sub> /24
off	X	Х	0	Х	Х	Х	Timer 2 stops	_	_

Note: ↓ = → falling edge

#### Serial Interface (USART)

The serial port is full duplex and can operate in four modes (one synchronous mode, three asynchronous modes) as illustrated in **table 6**. The possible baudrates can be calculated using the formulas given in **table 7**.

Table 6
USART Operating Modes

M	T20	ON	Baudrate	Description
Mode	SM0	SM1		
0	0	0	f <sub>osc</sub> /12	Serial data enters and exits through R×D. T×D outputs the shift clock. 8-bits are transmitted/received (LSB first)
1	0	1	Timer 1/2 overflow rate	8-bit UART 10 bits are transmitted (through T×D) or received (R×D)
2	1	0	f <sub>osc</sub> /32 or f <sub>osc</sub> /64	9-bit UART 11 bits are transmitted (T×D) or received (R×D)
3	1	1	Timer 1/2 overflow rate	9-bit UART Like mode 2 except the variable baud rate

Table 7
Formulas for Calculating Baudrates

Baud Rate derived from	Interface Mode	Baudrate		
Oscillator	0 2	$f_{\rm OSC}/12$ $(2^{\rm SMOD} \times f_{\rm OSC}) / 64$		
Timer 1 (16-bit timer) (8-bit timer with 8-bit autoreload)	1,3 1,3	$(2^{\rm SMOD} \times {\rm timer~1~overflow~rate})$ /32 $(2^{\rm SMOD} \times f_{\rm OSC})$ / $(32 \times 12 \times (256 - {\rm TH1}))$		
Timer 2	1,3	$f_{ m OSC}$ / (32 × (65536-(RC2H, RC2L))		

#### 10-bit A/D Converter

In the SAB-C503 a high performance/high speed 8-channel 10-bit A/D-Converter (ADC) using the successive approximation technique is implemented.




Figure 3
Block Diagram A/D-Converter

Note that bit ADCL in SFR ADCON0 has to be set when  $f_{\rm OSC}$  is higher than 16 MHz. Furthermore bit MX3 in SFR ADCON1 must not be set otherwise a not connected channel would be selected.

The formula for the conversion time is given by:  $t_{\rm C} = 14 \times (8 \times 2^{\rm ADCL}) / f_{\rm OSC}$ 

**■ 8235605 0061334 975 ■** 

Semiconductor Group

#### **Interrupt System**

The SAB-C503 provides 7 interrupt sources with two priority levels. **Figure 4** gives a general overview of the interrupt sources and illustrates the request and control flags.




Figure 4 Interrupt Request Sources

8235605 0061335 801

Table 8
Interrupt Sources and their Corresponding Interrupt Vectors

Source (Request Flags)	Vector	Vector Address
IE0	External interrupt 0	0003 <sub>H</sub>
TF0	Timer 0 interrupt	000BH
IE1	External interrupt 1	0013 <sub>H</sub>
TF1	Timer 1 interrupt	001BH
RI + TI	Serial port interrupt	0023 <sub>H</sub>
TF2 + EXF2	Timer 2 interrupt	002BH
IADC	A/D converter interrupt	0043 <sub>H</sub>

A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two requests of different priority level are received simultaneously, the request of higher priority is serviced. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as shown in **table 9**.

Table 9 Interrupt Priority-within-Level

Interrupt S	Source	Priority		
External Interrupt 0,	IE0	High		
A/D Converter,	IADC			
Timer 0 Interrupt,	TF0			
External Interrupt 1,	IE1	$\downarrow$		
Timer 1 Interrupt,	TF1			
Serial Channel,	Ri or TI			
Timer 2 Interrupt,	TF2 or EXF2	Low		

#### Fail Safe Mechanisms

The SAB-C503 offers enhanced fail safe mechanisms, which allow an automatic recovery from software upset or hardware failure.

- 1) Watchdog Timer (15bit, WDT)
- 2) Oscillator Watchdog (OWD)

#### 1) Watchdog Timer (WDT)

The Watchdog Timer in the SAB-C503 is a 15-bit timer, which is incremented by a count rate of either  $f_{\text{CYCLE}}/2$  or  $f_{\text{CYCLE}}/32$  ( $f_{\text{CYCLE}} = f_{\text{OSC}}/12$ ). That is, the machine clock is divided by a series of arrangement of two prescalers, a divide-by-two and a divide-by-16 prescaler. The latter is enabled by setting bit WDTREL.7.

Figure 5 shows the block diagram of the programmable Watchdog Timer.




Figure 5
Block Diagram of the Programmable Watchdog Timer

Starting and refreshing the WDT

**Table 10** gives an overview how to start and refresh the WDT. The mentioned bits are located in SFR WDCON.

Table 10
Starting and Refreshing the WDT

Function	Example	;	Remarks				
Starting WDT	SETB SWDT		Cannot be stopped during active mode of the device. WDT is halted during idle mode, power down mode or oscillator watchdog reset is active.				
Refreshing WDT	SETB SETB	WDT SWDT	Double instruction sequence (setting bit WDT and SWDT consecutively) to increase system security.				

Watchdog reset and watchdog status flag (WDTS)

If the software fails to clear the watchdog in time, an internally generated watchdog reset is entered at the counter state 7FFC<sub>H</sub>. The duration of the reset signal then depends on the prescaler selection (either 8 or 128 cycles). This internal reset differs from an external one in so far as the Watchdog Timer is not disabled and bit WDTS (SFR WDCON) is set. The WDTS is a flip-flop, which is set by a Watchdog Timer reset and can be cleared by an external hardware reset. Bit WDTS allows the software to examine from which source the reset was activated. The bit WDTS can also be cleared by software.

## 2) Oscillator Watchdog (OWD)

The OWD consists of an internal RC oscillator which provides the reference frequency for the comparison with the frequency of the on-chip oscillator.

Figure 6 shows the block diagram of the oscillator watchdog unit while table 11 shows the effect when the OWD becomes active/inactive

Note: The OWD is always enabled!




Figure 6
Functional Block Diagram of the Oscillator Watchdog

Table 11
Effects of the OWD

Conditions	Effect
$f_{\rm OSC} < f_{\rm RC}/5$	Switch input of internal clock system to RC oscillator output Activating internal reset at the same time (reset sequence is clocked by RC-oscillator). Exception from effects of a Hardware Reset: Watchdog Timer Status Flag, WDTS is not reset Oscillator Watchdog Status Flag, OWDS is set
$f_{\rm OSC} > f_{\rm RC}/5$	Input of internal clock system is $f_{\rm OSC}/2$ . When failure condition ( $f_{\rm OSC} < f_{\rm RC}/5$ ) disappears the part executes a final reset phase of typ. 1 ms in order to allow the external oscillator to stabilize.

#### Fast Internal Reset after Power-On

The SAB-C503 can use the oscillator watchdog unit for a fast internal reset procedure after power-on.

Normally members of the 8051 family enter their default reset state not before the on-chip oscillator starts. The reason is that the external reset signal must be internally synchronized and processed in order to bring the device into the correct reset state. Especially if a crystal is used the start up timed of the oscillator is relatively long (typ. 1 ms). During this time period the pins have an undefined state which could have severe effects e.g. to actuators connected to port pins.

In the SAB-C503 the oscillator watchdog unit avoids this situation. After power-on the oscillator watchdog's RC oscillator starts working within a very short start-up time (typ. less than 2  $\mu$ s). In the following the watchdog circuitry detects a failure condition for the on-chip oscillator this has not yet started (a failure is always recognized if the watchdog's RC oscillator runs faster than the on-chip oscillator). As long as this condition is valid the watchdog uses the RC oscillator output as a clock source for the chip rather than the on-chip oscillator's output. This allows correct resetting of the part and brings also all ports to the defined state.

Delay between power-on and correct reset state:

Typ: 18 μs Max: 34 μs

#### **Power Saving Modes**

Two power down modes are available, the Idle Mode and Power Down Mode.

The bits PDE, PDS and IDLE, IDLS select the Power Down mode or the idle mode, respectively. If the Power Down mode and the idle mode are set at the same time, Power Down takes precedence. **Table 10** gives a general overview of the power saving modes.

Table 10 Power Saving Modes Overview

Mode	Entering Example	Leaving by	Remarks		
Idle mode	ORL PCON, #01H ORL PCON, #20H	– enabled interrupt – Hardware Reset	CPU is gated off CPU status registers maintain their data. Peripherals are active Double instruction sequence		
Power-Down Mode	ORL PCON, #02H ORL PCON, #40H	Hardware Reset	Oscillator are stopped. Contents of on-chip RAM and SFR's are maintained (leaving Power Down Mode means redefinition of SFR's contents) Double instruction sequence		

In the Power Down mode of operation,  $V_{\rm CC}$  can be reduced to minimize power consumption. It must be ensured, however, that  $V_{\rm CC}$  is not reduced before the Power Down mode is invoked, and that  $V_{\rm CC}$  is restored to its normal operating level, before the Power Down mode is terminated. The reset signal that terminates the Power Down mode also restarts the oscillator. The reset should not be activated before  $V_{\rm CC}$  is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (simulator to power-on reset).

#### **Absolute Maximum Ratings**

Ambient temperature under bias $(T_A)$	
Storage temperature $(T_{ST})$	65 to + 150 C
Voltage on $V_{\rm CC}$ pins with respect to ground $(V_{\rm SS})$	
Input current on any pin during overload condition  Absolute sum of all input currents during overload condition	
Power dissipation	TBD

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions  $(V_{\rm IN} > V_{\rm CC} \text{ or } V_{\rm IN} < V_{\rm SS})$  the Voltage on  $V_{\rm CC}$  pins with respect to ground  $(V_{\rm SS})$  must not exceed the values defined by the absolute maximum ratings.

#### **DC Characteristics**

 $V_{\rm CC}$  = 5 V + 10 %, - 15 %;  $V_{\rm SS}$  = 0 V;

 $T_A = 0 ^{\circ}\text{C} \text{ to } 70 ^{\circ}\text{C}$  for the SAB-C503  $T_A = -40$  °C to 85 °C for the SAF-C503

Parameter	Symbol	Limit	Values	Unit	Test Condition	
		min.	max.	-		
Input low voltage (except EA, RESET)	$V_{IL}$	- 0.5	0.2 V <sub>cc</sub> - 0.1	٧	_	
Input low voltage (EA)	V <sub>IL 1</sub>	- 0.5	$0.2 V_{\rm CC} - 0.3$	٧	_	
Input low voltage (RESET)	V <sub>IL 2</sub>	- 0.5	$0.2 V_{\rm CC} + 0.1$	٧	_	
Input high voltage (except RESET, XTAL1, EA)	$V_{IH}$	$0.2 V_{\rm cc} + 0.9$	V <sub>cc</sub> + 0.5	٧	_	
Input high voltage to XTAL1	V <sub>IH 1</sub>	0.7 V <sub>cc</sub>	$V_{\rm CC}$ + 0.5	٧		
Input high voltage to RESET, EA	V <sub>IH 2</sub>	0.6 V <sub>cc</sub>	V <sub>cc</sub> + 0.5	٧	_	
Output low voltage (ports 2, 3)	$V_{OL}$		0.45	V	$I_{\rm OL}$ = 1.6 mA <sup>1)</sup>	
Output low voltage (port 0, ALE, PSEN)	V <sub>OL 1</sub>	-	0.45	٧	$I_{\rm OL}$ = 3.2 mA <sup>1)</sup>	
Output high voltage (ports 2, 3)	$V_{OH}$	2.4 0.9 V <sub>CC</sub>		V	$I_{\rm OH} = -~80~\mu{\rm A},$ $I_{\rm OH} = -~10~\mu{\rm A}$	
Output high voltage (port <u>0</u> in external bus mode, ALE, PSEN)	V <sub>OH 1</sub>	2.4 0.9 V <sub>CC</sub>		٧	$I_{\rm OH} = -800~\mu{\rm A}^{2)},$ $I_{\rm OH} = -80~\mu{\rm A}^{2)}$	
Logic 0 input current (ports 1, 2, 3)	$I_{IL}$	<b>– 10</b>	- 50	μА	$V_{\rm IN} = 0.45 \ { m V}$	
Logical 1-to-0 transition current (ports 2, 3)	$I_{TL}$	<b>–</b> 65	- 650	μΑ	<i>V</i> <sub>IN</sub> = 2 V	
Input leakage current (port 0, EA, P1)	$I_{LI}$	_	±1	μΑ	$0.45 < V_{\rm IN} < V_{\rm CC}$	
Pin capacitance	$C_{IO}$	_	10	pF	$f_{\rm C}$ = 1 MHz, $T_{\rm A}$ = 25 °C	
Power supply current: Active mode, 12 MHz <sup>7)</sup> Idle mode, 12 MHz <sup>7)</sup> Active mode, 20 MHz <sup>7)</sup> Idle mode, 20 MHz <sup>7)</sup> Power Down Mode	$I_{\text{CC}}$ $I_{\text{CC}}$ $I_{\text{CC}}$	_ _ _ _	25.8 8 35.5 10.1 50	mA mA mA mA	$V_{\rm CC} = 5 \text{ V}, ^{4)}$ $V_{\rm CC} = 5 \text{ V}, ^{5)}$ $V_{\rm CC} = 5 \text{ V}, ^{4)}$ $V_{\rm CC} = 5 \text{ V}, ^{5)}$ $V_{\rm CC} = 2 \dots 5.5 \text{ V},$	

- Ocapacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the Vol of ALE and port 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- <sup>2)</sup> Capacitive loading on ports 0 and 2 may cause the  $V_{\rm OH}$  on ALE and PSEN to momentarily fall below the 0.9  $V_{\rm CC}$  specification when the address lines are stabilizing.
- 3) <u>I<sub>PD</sub></u> (Power Down Mode) is measured under following conditions: EA = Port 0 = Port 1 = V<sub>CC</sub>; RESET = V<sub>SS</sub>; XTAL2 = N.C.; XTAL1 = V<sub>SS</sub>; V<sub>AGND</sub> = V<sub>SS</sub>; all other pins are disconnected.
- <sup>4)</sup>  $I_{CC}$  (active mode) is measured with: XTAL1 driven with  $t_{CLCH}$ ,  $t_{CHCL} = 5$  ns,  $V_{IL} = V_{SS} + 0.5$  V,  $V_{IH} = V_{CC} 0.5$  V, XTAL2 = N.C.;  $\overline{EA}$  = Port 0 = Port 1 = RESET =  $V_{CC}$ ; all other pins are disconnected.  $I_{CC}$  would be slightly higher if a crystal oscillator is used (appr. 1 mA).
- <sup>5)</sup>  $I_{CC}$  (Idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL1 driven with  $t_{CLCH}$ ,  $t_{CHCL} = 5$  ns,  $V_{IL} = V_{SS} + 0.5$  V,  $V_{IH} = V_{CC} 0.5$  V; XTAL2 = N.C.; RESET =  $\overline{EA} = V_{SS}$ ; Port 0 = Port 1 =  $V_{CC}$ ; all other pins are disconnected;
- 7)  $I_{\text{CC max}}$  other frequencies is given by: active mode:  $I_{\text{CC max}} = 1.21 \times f_{\text{OSC}} + 11.28$ idle mode:  $I_{\text{CC max}} = 0.27 \times f_{\text{OSC}} + 4.73$

where  $f_{\rm OSC}$  is the oscillator frequency in MHz.  $I_{\rm CC}$  values are given in mA and measured at  $V_{\rm CC}$  = 5 V.

#### A/D Converter Characteristics

$$V_{\text{CC}} = 5 \text{ V} + 10 \%, -15 \%; V_{\text{SS}} = 0 \text{ V}$$
  
 $V_{\text{AREF}} = V_{\text{CC}} \pm 5 \%;$ 

$$V_{\rm AGND} = V_{\rm SS} \pm 0.2 \text{ V};$$

$$T_A = 0$$
 °C to 70 °C

for the SAB-C503

$$T_A = -40$$
 °C to 85 °C for the SAF-C503

Parameter	Symbol	Limit Values			Unit	Test Condition	
		min.	typ.	max.			
Analog input capacitance	$C_1$		25	70	pF		
Sample time (Inc. load time)	$T_{S}$			4 t <sub>CY</sub> 1)	μs	2)	
Conversion time (inc. sample time)	$T_{C}$			14 t <sub>CY</sub> 1)	μs	3)	
Total unadjusted error 4)	TUE			± 2	LSB	$VAREF = V_{CC}$ $VAGND = V_{SS}$	

<sup>&</sup>lt;sup>1)</sup>  $t_{\rm CY} = (8 \times 2^{\rm ADCL}) / f_{\rm OSC} (t_{\rm CY} = 1 / f_{\rm ADC}; f_{\rm ADC} = f_{\rm OSC} / (8 \times 2^{\rm ADCL}))$ <sup>2)</sup> This parameter specifies the time during the input capacitance  $C_{\rm I}$ , can be charged/discharged by the external source. It must be guaranteed, that the input capacitance  $C_1$ , is fully loaded within this time. 4 TCY is 2  $\mu$ s at the  $f_{\rm OSC}$  = 16 MHz. After the end of the sample time  $T_{\rm S}$ , changes of the analog input voltage have no effect on

<sup>&</sup>lt;sup>3)</sup> This parameter includes the sample time  $T_{\rm S}$ . 14 TCY is 7  $\mu s$  at  $f_{\rm OSC}$  = 16 MHz.

<sup>4)</sup> This parameter includes also the DNLE.

#### AC Characteristics for SAB-C503-LN / C503-1RN

 $V_{\rm CC}$  = 5 V + 10 %, - 15 %;  $V_{\rm SS}$  = 0 V

 $T_{\rm A}$  = 0 °C to 70 °C for the SAB-C503  $T_{\rm A}$  = -40 °C to 85 °C for the SAF-C503

( $C_L$  for port 0, ALE and  $\overline{\text{PSEN}}$  outputs = 100 pF;  $C_L$  for all other outputs = 80 pF)

#### **Program Memory Characteristics**

Parameter	Symbol	Limit Values				
		12 MHz Clock		Variable Clock 1/t <sub>CLCL</sub> = 3.5 MHz to 12 MHz		
		min.	max.	min.	max.	1
ALE pulse width	t <sub>LHLL</sub>	127	_	$2t_{CLCL}-40$	-	пѕ
Address setup to ALE	t <sub>AVLL</sub>	43	_	t <sub>CLCL</sub> - 40	-	пѕ
Address hold after ALE	t <sub>LLAX</sub>	30	_	t <sub>CLCL</sub> - 53	_	пѕ
ALE low to valid instr in	t <sub>LLIV</sub>	_	233	_	4t <sub>CLCL</sub> - 100	ns
ALE to PSEN	t <sub>LLPL</sub>	58	_	t <sub>CLCL</sub> - 25	_	ns
PSEN pulse width	t <sub>PLPH</sub>	215	_	$3t_{\text{CLCL}} - 35$	_	ns
PSEN to valid instr in	t <sub>PLIV</sub>	-	150	_	3t <sub>CLCL</sub> - 100	ns
Input instruction hold after PSEN	t <sub>PXIX</sub>	0	_	0	_	ns
Input instruction float after PSEN	t <sub>PXIZ</sub> *)	-	63	_	$t_{\rm CLCL}-20$	ns
Address valid after PSEN	t <sub>PXAV</sub> *)	75	_	$t_{\text{CLCL}} - 8$	_	ns
Address to valid instr in	t <sub>AVIV</sub>	_	302	_	5t <sub>CLCL</sub> - 115	ns
Address float to PSEN	t <sub>AZPL</sub>	0	_	0	-	ns

<sup>\*)</sup> Interfacing the SAB-C503 to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

# **SIEMENS**

#### AC Characteristics for SAB-C503-LN / C503-1RN

## **External Data Memory Characteristics**

Parameter	Symbol	Limit Values				
		12 MHz Clock		Variable Clock 1/t <sub>CLCL</sub> = 3.5 MHz to 12 MHz		
		min.	max.	min.	max.	
RD pulse width	t <sub>RLRH</sub>	400	_	6t <sub>CLCL</sub> - 100	_	ns
WR pulse width	t <sub>WLWH</sub>	400	-	$6t_{CLCL} - 100$	_	пѕ
Address hold after ALE	t <sub>LLAX2</sub>	30	_	$t_{\rm CLCL}-53$	_	ns
RD to valid data in	t <sub>RLDV</sub>	_	252	_	$5t_{\text{CLCL}} - 165$	ns
Data hold after RD	$t_{RHDX}$	0	-	0	_	ns
Data float after RD	$t_{RHDZ}$	_	97	_	$2t_{\text{CLCL}} - 70$	ns
ALE to valid data in	t <sub>LLDV</sub>	_	517	_	$8t_{\text{CLCL}} - 150$	ns
Address to valid data in	t <sub>AVDV</sub>	_	585	_	9t <sub>CLCL</sub> - 165	ns
ALE to WR or RD	t <sub>LLWL</sub>	200	300	$3t_{\text{CLCL}} - 50$	$3t_{\text{CLCL}} + 50$	ns
Address valid to WR or RD	t <sub>AVWL</sub>	203		$4t_{CLCL}-130$	_	ns
WR or RD high to ALE high	t <sub>WHLH</sub>	43	123	$t_{\text{CLCL}} - 40$	$t_{\text{CLCL}} + 40$	ns
Data valid to WR transition	t <sub>QVWX</sub>	33	_	$t_{\rm CLCL} - 50$	_	ns
Data setup before WR	t <sub>QVWH</sub>	433	_	$7t_{CLCL} - 150$	_	ns
Data hold after WR	$t_{WHQX}$	33	-	t <sub>CLCL</sub> - 50	_	ns
Address float after RD	$t_{RLAZ}$	_	0	_	0	ns

#### **External Clock Drive**

Parameter	Symbol		Unit	
	i i	Freq		
		min.	max.	
Oscillator period	$t_{ m CLCL}$	83.3	285.7	ns
High time	t <sub>CHCX</sub>	20	$t_{\text{CLCL}} - t_{\text{CLCX}}$	ns
Low time	t <sub>CLCX</sub>	20	$t_{\text{CLCL}} - t_{\text{CHCX}}$	ns
Rise time	<i>t</i> clcH	_	20	ns
Fall time	$t_{CHCL}$	_	20	ns

#### AC Characteristics for SAB-C503-L20N / C503-1R20N

 $V_{\rm CC}$  = 5 V + 10 %, - 15 %;  $V_{\rm SS}$  = 0 V

 $T_{\rm A}$  = 0 °C to 70 °C for the SAB-C503  $T_{\rm A}$  = -40 °C to 85 °C for the SAF-C503

( $C_L$  for port 0, ALE and  $\overline{PSEN}$  outputs = 100 pF;  $C_L$  for all other outputs = 80 pF)

### **Program Memory Characteristics**

Parameter	Symbol	Limit Values				Unit
		20 MHz Clock		Variable Clock 1/t <sub>CLCL</sub> = 3.5 MHz to 20 MHz		_
		min.	max.	min.	max.	1
ALE pulse width	t <sub>LHLL</sub>	60	_	$2t_{\text{CLCL}} - 40$	_	ns
Address setup to ALE	t <sub>AVLL</sub>	20	_	$t_{\rm CLCL} - 30$	_	ns
Address hold after ALE	t <sub>LLAX</sub>	20	_	$t_{\text{CLCL}} - 30$	_	ns
ALE low to valid instr in	t <sub>LLIV</sub>	-	100	_	$4t_{\text{CLCL}} - 100$	ns
ALE to PSEN	t <sub>LLPL</sub>	25	_	t <sub>CLCL</sub> - 25	_	ns
PSEN pulse width	$t_{PLPH}$	115	_	$3t_{\text{CLCL}} - 35$		ns
PSEN to valid instr in	t <sub>PLIV</sub>	_	75	-	$3t_{\text{CLCL}} - 75$	ns
Input instruction hold after PSEN	t <sub>PXIX</sub>	0	-	0	_	ns
Input instruction float after PSEN	t <sub>PXIZ</sub> *)	_	40	_	t <sub>CLCL</sub> - 10	ns
Address valid after PSEN	t <sub>PXAV</sub> *)	47		$t_{\text{CLCL}} - 3$	_	ns
Address to valid instr in	t <sub>AVIV</sub>	_	190	_	$5t_{\text{CLCL}} - 60$	ns
Address float to PSEN	t <sub>AZPL</sub>	0	_	0	_	ns

<sup>\*)</sup> Interfacing the SAB-C503 to devices with float times up to 45 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

## AC Characteristics for SAB-C501-L20N / C503-1R20N

## **External Data Memory Characteristics**

Parameter	Symbol	Limit Values				
		20 MHz Clock		Variable Clock $1/t_{CLCL} = 3.5 \text{ MHz to } 20 \text{ MHz}$		
		min.	max.	min.	max.	
RD pulse width	t <sub>RLRH</sub>	200	-	$6t_{\text{CLCL}} - 100$	_	ns
WR pulse width	t <sub>WLWH</sub>	200	_	6t <sub>CLCL</sub> - 100	_	ns
Address hold after ALE	t <sub>LLAX2</sub>	20	-	$t_{\text{CLCL}} - 30$	_	ns
RD to valid data in	t <sub>RLDV</sub>	-	155	-	$5t_{\text{CLCL}} - 95$	ns
Data hold after RD	$t_{RHDX}$	0	_	0	-	ns
Data float after RD	t <sub>RHDZ</sub>	_	76	_	2t <sub>CLCL</sub> - 24	ns
ALE to valid data in	t <sub>LLDV</sub>	_	250	-	8t <sub>CLCL</sub> - 150	ns
Address to valid data in	t <sub>AVDV</sub>	_	285	_	9t <sub>CLCL</sub> - 165	ns
ALE to WR or RD	t <sub>LLWL</sub>	100	200	$3t_{\text{CLCL}} - 50$	3t <sub>CLCL</sub> + 50	ns
Address valid to WR or RD	t <sub>AVWL</sub>	70	<b> </b> -	4t <sub>CLCL</sub> - 130	_	ns
WR or RD high to ALE high	t <sub>WHLH</sub>	20	80	$t_{\rm CLCL} - 30$	$t_{\rm CLCL} + 30$	ns
Data valid to WR transition	t <sub>QVWX</sub>	5	_	$t_{\text{CLCL}} - 45$	_	ns
Data setup before WR	t <sub>QVWH</sub>	200	_	7t <sub>CLCL</sub> - 150	_	ns
Data hold after WR	t <sub>WHQX</sub>	10	-	$t_{\rm CLCL}-40$	_	ns
Address float after RD	t <sub>RLAZ</sub>	_	0	_	0	ns

# **SIEMENS**

#### **External Clock Drive**

Parameter	Symbol	ol Limit Values		Unit
		Freq		
		min.	max.	
Oscillator period	$t_{CLCL}$	50	285.7	ns
High time	$t_{CHCX}$	12	$t_{ m CLCL} - t_{ m CLCX}$	ns
Low time	$t_{\sf CLCX}$	12	$t_{ m CLCL} - t_{ m CHCX}$	ns
Rise time	$t_{\sf CLCH}$	_	12	ns
Fall time	t <sub>CHCL</sub>	_	12	ns




Figure 7 Program Memory Read Cycle

■ 8235605 0061351 T54 ■

Semiconductor Group




Figure 8
Data Memory Read Cycle




Figure 9 Data Memory Write Cycle

#### **ROM Verification Characteristics for SAB-C503-1R**

#### **ROM Verification Mode 1**

Parameter	Symbol		Unit	
		min.	max.	
Address to valid data	t <sub>AVQV</sub>	_	48t <sub>CLCL</sub>	ns
ENABLE to valid data	$t_{\sf ELQV}$	_	48 <i>t</i> <sub>CLCL</sub>	ns
Data float after ENABLE	$t_{EHQZ}$	0	48t <sub>CLCL</sub>	ns
Oscillator frequency	1/t <sub>CLCL</sub>	4	6	MHz






Figure 10 ROM Verification Mode 1



AC Inputs during testing are driven at  $V_{\rm CC} = 0.5$  V for a logic '1' and 0.45 V for a logic '0'. Timing measurements are made at  $V_{\rm Ilmin}$  for a logic '1' and  $V_{\rm Ilmax}$  for a logic '0'.

Figure 11 AC Testing: Input, Output Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded  $V_{\rm OH}$  /  $V_{\rm OL}$  level occurs.  $I_{\rm OH}$   $\geq \pm 20$  mA.

Figure 12 AC Testing: Float Waveforms




Figure 13 External Clock Cycle

🖿 8235605 0061355 6TT 🖿




Figure 14
Recommended Oscillator Circuits