SIEMENS


Siemens Power Hybrid for SMPS

SPH 4692

Preliminary Data Bipolar IC

Features

- Fold-back characteristics provides overload protection for external components
- Burst operation under secondary short-circuit condition implemented
- Protection against open or a short of the control loop
- Switch-off if line voltage is too low (undervoltage switch-off)
- Line voltage depending compensation of fold-back point
- Soft-start for quiet start-up without noise generated by the transformer
- Chip-over temperature protection implemented (thermal shutdown)
- On-chip ringing suppression circuit against parasitic oscillations of the transformer



Power MOSFET

- $V_{DS} = 600 \text{ V}$
- $R_{DSON} = 3.0 \Omega$
- Repetitive Avalanche

Туре	Ordering Code	Package	
SPH 4692	Q67000-A5069	P-DIP-18-4	

The Siemens Power Hybrid SPH 4692 contains the SMPS IC TDA 4605-3 as well as the SIEMENS POWER MOSFET in a P-DIP-18 package.

The IC TDA 4605-3 controls the MOS-power transistor and performs all necessary control and protection functions in free running flyback converters. Because of the fact that a wide load range is achieved, this IC is applicable for consumer as well as industrial power supplies.

The serial circuit and primary winding of the flyback transformer are connected in series to the input voltage. During the switch-on period of the transistor, energy is stored in the transformer. During the switch-off period the energy is fed to the load via the secondary winding. By varying the switch-on time of the power transistor, the IC controls each portion of energy transferred to the secondary side such that the output voltage remains nearly independent of load variations. The required control information is taken from the input voltage during the switch-on period of the transistor and from a regulation winding during the switch-off period. A new cycle will start if the transformer has transferred the stored energy completely into the load.

In the different load ranges the switched-mode power supply (SMPS) behaves as follows:

No-load Operation

The power supply is operating in the burst mode at typical 20 to 40 kHz. The output voltage can be a little bit higher or lower than the nominal value depending of the design of the transformer and the resistor of the control voltage divider.

Nominal Operation

The switching frequency is reduced with increasing load and decreasing AC-voltage.

The output voltage is only dependent on the load.

Overload Point

Maximal output power is available at this point of the output characteristic.

Overload


The energy transferred per operation cycle is limited at the top. Therefore the output voltages declines by secondary overloading.

Pin Config	Pin Configuration Control IC							
Pin 1	Regulating voltage							
Pin 2	Primary current simulation							
Pin 3	Primary voltage detector							
Pin 4	Ground							
Pin 15	Push-pull output							
Pin 16	Supply voltage							
Pin 17	Soft-start Soft-start							
Pin 18	Zero detector							

Pin Configuration Power MOSFET Pin 5, 12 N.C. Pin 6-11 MOSFET-Drain Pin 13 MOSFET-Source Pin 14 MOSFET-Gate

Pin Definitions and Functions

Pin No.	Function
1	Information Input Concerning Secondary Voltage. By comparing the regulating voltage - obtained from the regulating winding of the transformer - with the internal reference voltage, the output impulse width on pin 15 is adapted to the load of the secondary side (normal, overload, short-circuit, no load).
2	Information Input Regarding the Primary Current. The primary current rise in the primary winding is simulated at pin 2 as a voltage rise by means of external RC-element. When a value is reached that's derived from the regulating voltage at pin 1, the output impulse at pin 15 is terminated. The RC-element serves to set the maximum power at the overload point set.
3	Input for Primary Voltage Monitoring. In the normal operation V_3 is moving between the thresholds V_{3H} and V_{3L} ($V_{3H} > V_3 > V_{3L}$). $V_3 < V_{3L}$: SMPS is switched OFF (line voltage too low). $V_3 > V_{3H}$: Compensation of the overload point regulation (controlled by pin 2) starts at V_{3H} : V_{3L} = 1.7.
4	Ground
5	Not connected
6-11	MOSFET-Drain
12	Not connected
13	MOSFET-Source
14	MOSFET-Gate
15	Output: Push-pull output provides \pm 1 A for rapid charge and discharge of the gate capacitance of the power MOS-transistor.
16	Supply Voltage Input. From it a stable internal reference voltage $V_{\rm REF}$ and the switching thresholds $V_{16\rm A}$, $V_{16\rm E}$, $V_{16\rm max}$ and $V_{16\rm min}$ for the supply voltage detector is formed. If $V_{16} > V_{16\rm E}$ then $V_{\rm REF}$ is switched on and switched off when $V_{16} < V_{16\rm A}$. In addition the logic is only enabled for $V_{16\rm min} > V_{16}$.
17	Input for Soft-Start. Start-up will begin with short pulses by connecting a capacitor from pin 7 to ground.
18	Input for the Oscillation Feedback. After starting oscillation, every zero transit of the feedback voltage (falling edge) triggers an output impulse at pin 15. The trigger threshold is at + 50 mV typical.



Block Diagram

Circuit Description

Application Circuit

The application circuit shows a flyback converter for video recorders with an output power rating of 25 W. The circuit is designed as a wide-range power supply for AC-line voltage of 180 to 264 V. The AC-input voltage is rectified by the bridge rectifier GR1 and smoothed by C_1 . The NTC limits the rush-in current.

In the period before the switch-on threshold is reached the IC is supplied via resistor R_1 ; during the start-up phase it uses the energy stored in C_2 , under steady state conditions the IC receives its supply voltage from transformer winding n_1 via diode D1. The switching transistor T1 is a BUZ 92. The parallel connected capacitor C_3 and the inductance of primary winding n_2 determine the system resonance frequency. The R_2 - C_4 -D2 circuitry limits overshoot peaks, and R_{13} protects the gate of T1 against static charges.

During the conductive phase of the power transistor T1 the current rise in the primary winding depends on the winding inductance and the mains voltage. The network consisting of R_4 - C_5 is used to create a model of the sawtooth shaped rise of the collector current. The resulting control voltage is fed into pin 2 of the IC. The RC-time constant given by R_4 - C_5 must be designed that way that driving the transistor core into saturation is avoided.

The ratio of the voltage divider R_{10}/R_{11} is fixing a voltage level threshold. Below this threshold the switching power supply shall stop operation because of the low mains voltage. The control voltage present at pin 3 also determines the correction current for the fold-back point. This current added to the current flowing through R_4 and represents an additional charge to C_5 in order to reduce the turn-on phase of T1. This is done to stabilize the fold-back point even under higher main voltages.

Regulation of the switched-mode power supply is via pin 1. The control voltage of winding n_1 during the off period of T1 is rectified by D3, smoothed by C_6 and stepped down at an adjustable ratio by R_5 , R_6 and R_7 . The R_8 - C_7 network suppresses parasitic overshoots (transformer oscillation). The peak voltage at pin 2, and thus the primary peak current, is adjusted by the IC so that the voltage applied across the control winding, and hence the output voltages, are at the desired level.

When the transformer has supplied its energy to the load, the control voltage passes through zero. The IC detects the zero crossing via series resistors R_9 connected to pin 18. But zero crossings are also produced by transformer oscillation after T1 has turned off if outputs is short-circuited. Therefore the IC ignores zero crossings occurring within a specified period of time after T1 turn-off.

The capacitor C_8 connected to pin 17 causes the power supply to be started with shorter pulses to keep the operating frequency outside the audible range during start-up.

On the secondary side, three output voltages are produced across winding n_3 to n_5 rectified by D4 to D6 and smoothed by C_9 to C_{11} . Resistor R_{12} is used as a bleeder resistor. Fusable resistors R_{15} and R_{16} protect the rectifiers against short-circuits in the output circuits, which are designed to supply only small loads.

Block Diagram

Pin 1

The regulating voltage forwarded to this pin is compared with a stable internal reference voltage $V_{\rm R}$ in the **regulating and overload amplifier**. The output of this stage is fed to the stop comparator. If the control voltage is rather small at pin 1 an additional current is added by means of current source which is controlled according the level at pin 17. This additional current is virtually reducing the control voltage present at pin 1.

Pin 2

A voltage proportional to the drain current of the switching transistor is generated there by the external RC-combination in conjunction with the **primary current transducer**. The output on this transducer is controlled by the logic and referenced to the internal stable voltage $V_{2\rm B}$. If the voltage V_2 exceeds the output voltage of the regulations amplifier, the logic is reset by the stop comparator and consequently the output of pin 15 is switched to low potential. Further inputs for the logic stage are the output for the **start impulse generator** with the stable reference potential $V_{\rm ST}$ and the **supply voltage motor**.

Pin 3

The down divide primary voltage applied there stabilized the overload point. In addition the logic is disabled in the event of low voltage by comparison with the internal stable voltage V_V in the **primary voltage monitor** block.

Pin 4

Ground

Pin 15

In the output stage the output signals produced by the logic are shifted to a level suitable for MOS-power transistors.

Pin 16

From the supply voltage V_{16} are derived a stable internal references $V_{\rm REF}$ and the switching threshold $V_{16\,\rm A}$, $V_{16\,\rm E}$, $V_{16\,\rm max}$ and $V_{16\,\rm min}$ for the **supply voltage monitor**. All references values ($V_{\rm R}$, $V_{2\,\rm B}$, $V_{\rm ST}$) are derived from $V_{\rm REF}$. If $V_{16} > V_{\rm VE}$, the $V_{\rm REF}$ is switched on and switched off when $V_{16} < V_{16\,\rm A}$. In addition, the logic is released only for $V_{16\,\rm min} < V_{16} < V_{16\,\rm max}$.

Pin17

The output of the overload amplifier is connected to pin 17. A load on this output causes a reduction in maximal impulse duration. This function can be used to implement a soft start, when pin 17 is connected to ground by a capacitor.

Pin 18

The zero detector controlling the logic block recognizes the transformer being discharged by positive to negative zero crossing of pin 18 voltage and enables the logic for a new pulse. Parasitic oscillations occurring at the end of a pulse cannot lead to a new pulse (double pulsing), because an internal circuit inhibits the zero detector for a finite time t_{UL} after the end of each pulse.

Start-Up Behaviour

The start-up behaviour of the application circuit per page 133 is represented on page 135 for a line voltage barely above the lower acceptable limit time t_0 the following voltages built up:

- $-\ V_{16}$ corresponding to the half-wave charge current over R_1
- $-V_2$ to $V_{2\,\rm max}$ (typically 6.6 V) $-V_3$ to the value determined by the divider $R_{10}/R_{11}.$

The current drawn by the IC in this case is less than 0.8 mA.

If V_{16} reaches the threshold V_{16} E (time point t_1), the IC switches on the internal reference voltage. The current draw max. rises to 12 mA. The primary current-voltage reproducer regulates V_2 down to V_{2B} and the starting impulse generator generates the starting impulses from time point t_5 to t_6 . The feedback to pin 18 starts the next impulse and so on. All impulses including the starting impulse are controlled in width by regulating voltage of pin 1. When switching on this corresponds to a shortcircuit event, i.e. $V_1 = 0$. Hence the IC starts up with "short-circuit impulses" to assume a width depending on the regulating voltage feedback (the IC operates in the overload range). The IC operates at the overload point. Thereafter the peak values of V_2 decrease rapidly, as the starting attempt is aborted (pin 15 is switched to low). As the IC remains switched on, V_{16} further decreases to V_{16} . The IC switches off; V_{16} can rise again (time point t_4) and a new start-up attempt begins at time point t_1 . If the rectified alternating line voltage (primary voltage) collapses during load, V_3 can fall below $V_{3 \text{ A}}$, as is happening at time point t_3 (switch-on attempt when voltage is too low). The primary voltage monitor then clamps V_3 to $V_{3\,\mathrm{S}}$ until the IC switches off ($V_{16} < V_{16\,\mathrm{A}}$). Then a new start-up attempt begins at time point t_1 .

Regulation, Overload and No-Load Behaviour

When the IC has started up, it is operating in the regulation range. The potential at pin 1 typically is 400 mV. If the output is loaded, the regulation amplifier allows broader impulses (V_{15} = H). The peak voltage value at pin 2 increases up to $V_{2\rm S~max}$. If the secondary load is further increased, the overload amplifier begins to regulate the pulse width downward. This point is referred to as the overload point of the power supply. As the IC supply voltage V_{16} is directly proportional to the secondary voltage, it goes down in accordance with the overload regulation behaviour. If V_{16} falls below the value $V_{16~\rm min}$, the IC goes into burst operation. As the time constant of the half-wave charge-up is relatively large, the short-circuit power remains small. The overload amplifier cuts back to the pulse width $t_{\rm pk}$. This pulse width must remain possible, in order to permit the IC to start-up without problems from the virtual short-circuit, which every switching on with V_1 = 0 represents. If the secondary side is unloaded, the loading impulses (V_{15} = H) become shorter. The frequency increases up to the resonance frequency of the system. If the load is further reduced, the secondary voltages and V_{16} increase. When V_{16} = $V_{16~\rm max}$, the logic is blocked. The IC converts to burst operation. This renders the circuit absolutely safe under no-load conditions.

Behaviour when Temperature Exceeds Limit

An integrated temperature protection disables the logic when the chip temperature becomes too high. The IC automatically interrogates the temperature and starts as soon as the temperature decreases to permissible values.

Absolute Maximum Ratings

 $T_{\rm A}$ = - 20 to 85 $^{\circ}{\rm C}$

Parameter		Symbol	L	Limit Values			Remarks
			min.	typ.	max.		
Control Circ	cuit						
Voltage	pin 1 pin 2 pin 3 pin 15 pin 16 pin 17	$egin{array}{c} V_1 \ V_2 \ V_3 \ V_{15} \ V_{16} \ V_{17} \ \end{array}$	- 0.3 - 0.3 - 0.3 - 0.3 - 0.3 - 0.3		3 V ₁₆ 20	V V V V	Supply voltage
Current	pin 1 pin 2 pin 3 pin 4 pin 15 pin 16 pin 17 pin 18	I ₁ I ₂ I ₃ I ₄ I ₁₅ I ₁₆ I ₁₇ I ₁₈	- 1.5 - 0.5		3 3 3 1.5 0.5 3 3	mA mA A A A mA	$t_{p} \le 50 \mu\text{s}; \text{v} \le 0.1$ $t_{p} \le 50 \mu\text{s}; \text{v} \le 0.1$ $t_{p} \le 50 \mu\text{s}; \text{v} \le 0.1$
Junction tem	nperature	$T_{\rm j}$			125	°C	
Storage tem	perature	T_{stg}	- 40		125	°C	

Power MOSFET

I_{D}		2	2	А	T _A = 25 °C
I _{D pulse}		4	4.5	А	T _A = 25 °C
V_{GS}	- 20	-	+ 20	V	
P_{D}			1.7	W	T _A = 25 °C
E _{AS}		2	220	mJ	$I_{\rm D}$ = 3.3 A; $V_{\rm DD}$ = 50 V $R_{\rm GS}$ = 25 Ω ; L = 30 mH
E_{AR}		(6	mJ	limited by $T_{\rm j}$
I_{AR}			3.3	А	limited by $T_{\rm j\; max}$
T_{j}			150	°C	
	$I_{ m D\ pulse}$ $V_{ m GS}$ $P_{ m D}$ $E_{ m AS}$	$I_{ m D\ pulse}$ $V_{ m GS}$ - 20 $P_{ m D}$ $E_{ m AS}$	ID pulse ID pulse VGS - 20 PD ID pulse EAS ID pulse EAS ID pulse EAS ID pulse ID pulse ID pulse <td>$\begin{array}{c ccccccccccccccccccccccccccccccccccc$</td> <td>$\begin{array}{c ccccccccccccccccccccccccccccccccccc$</td>	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Absolute Maximum Ratings (cont'd)

 $T_{\rm A}$ = - 20 to 85 $^{\circ}{\rm C}$

Parameter	Symbol	Limit Values			Unit	Remarks
		min.	typ.	max.		
Storage temperature	T_{stg}	- 40		125	°C	
Thermal resistance system-air	R th SA			70	K/W	Cooling surface 100 mm ²

Operating Range

Parameter	Symbol	Limit Values			Unit	Remarks
		min.	typ.	max.		
Control Circuit						
Supply voltage	V ₁₆	7.5		15.5	V	IC "on"
Ambient temperature	T_{A}	- 20		85	°C	
Heat resistance Junction to environment Junction to package	$R_{ m th\ JE}$			100 70	K/W K/W	measured at pin 4

\sim		
('har	つかもへ	rictice
Ullai	avie	ristics

 $T_{\rm A}$ = 25 °C; $V_{\rm S}$ = 10 V

Parameter	Symbol	Limit Values			Unit	Test Condition	Test
		min.	min. typ. max.				Circuit

Control Circuit

Start-Up Hysteresis

Start-up current	I _{16 E0}		0.6	0.8	mA	$V_{16} = V_{16 E}$	1
Switch-on voltage	V _{16 E}	11	12	13	V		1
Switch-off voltage	V _{16 A}	4.5	5	5.5	V		1
Switch-on current	I _{16 E1}		11		mA	$V_{16} = V_{16 E}$	1
Switch-off current	I _{16 A1}		10		mA	$V_{16} = V_{16 \text{ A}}$	1

Voltage Clamp (V_{16} = 10 V, IC switched-off)

At pin 2 ($V_{16} < V_{16 E}$)	$V_{2 { m max}}$	5.6	6.6	8	V	$I_2 = 1 \text{ mA}$	1
At pin 3 ($V_{16} < V_{16 E}$)	V _{3 max}	5.6	6.6	8	V	$I_3 = 1 \text{ mA}$	1

Control Range

Control input voltage	<i>V</i> _{1 R}	390	400	410	mV		2
Voltage gain of the control circuit in the control range	$-V_{R}$		43		dB	$ \begin{aligned} V_{\text{R}} &= \text{d} \ (V_{2\text{S}} - V_{2\text{B}}) / \\ \text{d} V_{1} \\ f &= \text{1 kHz} \end{aligned} $	2

Primary Current Simulation Voltage

Basic value	<i>V</i> _{2 B}	0.97	1.00	1.03	V		2
					l	l .	

Overload Range and Short-Circuit Operation

Peak value in the range of secondary overload	V _{2 B}	2.9	3.0	3.1	V	$V_1 = V_{1R} - 10 \text{ mV}$	2
Peak value in the range of secondary short circuit operation	<i>V</i> _{2 K}	2.2	2.4	2.9	V	$V_1 = 0$	2

Fold-Back Point Correction

Fold-back point	$-I_2$	300	500	650	μΑ	V ₃ = 3.7 V	1
correction current							

Characteristics	(cont'd)
-----------------	----------

 $T_{\rm A}$ = 25 °C; $V_{\rm S}$ = 10 V

Parameter	Symbol	Limit Values			Unit	Test Condition	Test
		min.	typ.	max.			Circuit

Generally Valid Data (V_{16} = 10 V) Voltage of the Zero Transition Detector

Positive clamping	V _{18 P}		0.75		V	$I_{18} = 1 \text{ mA}$	2
Negative clamping	V _{18 N}		- 0.2		V	$I_{18} = 1 \text{ mA}$	2
Threshold value	V _{18 S}	40	50		mV		2
Suppression of transformer ringing	t _{UL}	3.0	3.4	3.8	μs		2
Input current	-I ₁₈	0		4	μΑ	$V_{18} = 0$	

Push-Pull Output Stage

Saturation voltages:						
Pin 15 sourcing	V _{Sat 0}	1.5	2.0	V	$I_{15} = -0.1 \text{ A}$	1
Pin 15 sinking	$V_{Sat\;V}$	1.0	1.2		$I_{15} = + 0.1 \text{ A}$	1
Pin 15 sinking	V _{Sat V}	1.4	1.8	V	$I_{15} = + 0.5 \text{ A}$	1

Output Slew Rate

Rising edge	+ dV ₁₅ /	70	V/µs	2
Falling edge	$-dV_{15}/dt$	100	V/μs	2

Reduction of Control Voltage

Current to reduce the	-I ₁	50	μΑ	V ₁₇ = 1.1 V	
control voltage					

Characteristics (cont'd)

 $T_{\rm A}$ = 25 °C; $V_{\rm S}$ = 10 V

Parameter	Symbol	L	imit Val	ues	Unit	Test Condition	Test
		min.	typ.	max.			Circuit
Protection Circuit							
Undervoltage protection for V_{16} : voltage at pin 15 = $V_{15 \text{ min}}$ if $V_{16} < V_{16 \text{ min}}$	V _{16 min}	7.0	7.25	7.5	V		2
Undervoltage protection for V_{16} : voltage at pin 15 = $V_{15 \mathrm{min}}$ if $V_{16} > V_{16 \mathrm{max}}$	V _{16 max}	15.5	16	16.5	V		2
Undervoltage protection for Vac: voltage at pin 15 = $V_{15 \text{ min}}$ if $V_3 < V_{3 \text{ A}}$	<i>V</i> _{3 A}	985	1000	1015	mV	V ₂ = 0 V	1
Over temperature: at the given chip temperature the IC will switch V_{15} to $V_{15\mathrm{min}}$	T_{j}		150		°C		2
Voltage at pin 3 if one of the protection function was triggered; (V_3 will be clamped until $V_{16} < V_{16}$ A)	V ₃ Sat		0.4	0.8	V	I ₃ = 750 μA	1
Current drain during burst operation	I ₁₆		8		mA	$V_3 = V_2 = 0 \text{ V}$	1

Characteristics (cont'd)

 $T_{\rm A}$ = 25 °C; $V_{\rm S}$ = 10 V

Parameter	Symbol	Limit Values			Unit	Test Condition	Test
		min.	typ.	max.			Circuit

Power MOSFET

Static Ratings

Drain source breakdown voltage	V _{BR DSS}	600			V	$V_{\rm GS}$ = 0 V; $I_{\rm D}$ = 0.25 mA
Gate threshold voltage controlled by TDA 4605-3	V _{GS th}	2.1	3.0	4.0	V	$V_{\text{GS}} = V_{\text{DS}};$ $I_{\text{D}} = 1 \text{ mA}$
Zero gate voltage drain current	I_{DSS}		0.1	1.0	μА	$T_{\rm j}$ = 25 °C $V_{\rm DS}$ = 600 V $V_{\rm GS}$ = 0 V
Zero gate voltage drain current	I_{DSS}		10	100	μА	$T_{\rm j}$ = 125 °C $V_{\rm DS}$ = 600 V $V_{\rm GS}$ = 0 V
Drain source on-state resistance	R _{DS ON}		2.6	3.0	Ω	


Dynamic Ratings

Forward	g_{fs}	2.1	3.0		S	$V_{\rm DS} = 2 \times I_{\rm D} \times$
transconductance						$R_{\rm DS (ON) max}$ $I_{\rm D} = 2.0 {\rm A}$
Input capacitance	C_{Iss}		600	900	pF	$V_{\rm GS}$ = 0 V $V_{\rm DS}$ = 25 V f = 1 MHz
Output capacitance	C_{Oss}		65	100	pF	$V_{\rm GS}$ = 0 V $V_{\rm DS}$ = 25 V f = 1 MHz
Reverse transfer capacitance	C_{rs}		25	40	pF	$V_{\rm GS}$ = 0 V $V_{\rm DS}$ = 25 V f = 1 MHz
Turn-on delay time	t _d ON		10	15	ns	$V_{\rm CC}$ = 300 V $V_{\rm GS}$ = 10 V $I_{\rm D}$ = 2.3 A $R_{\rm GS}$ = 50 Ω


Characteristics (cont'd)

Parameter	Symbol	Limit Values			Unit	Test Condition	Test
		min.	typ.	max.			Circuit
Rise time	tr		50	70	ns	$V_{\rm CC}$ = 30 V $V_{\rm GS}$ = 10 V $I_{\rm D}$ = 2.3 A $R_{\rm GS}$ = 50 Ω	
Turn-off delay time	t _{d OFF}		70	95	ns	$V_{\rm CC}$ = 30 V $V_{\rm GS}$ = 10 V $I_{\rm D}$ = 2.3 A $R_{\rm GS}$ = 50 Ω	
Fall time	t_{f}		40	55	ns	$V_{\rm CC}$ = 30 V $V_{\rm GS}$ = 10 V $I_{\rm D}$ = 2.3 A $R_{\rm GS}$ = 50 Ω	
Reverse Diode							
Continuous reverse drain current	$I_{\mathbb{S}}$		0.52		А		
Dulcad rayarsa drain	1		2.2		Λ.		


Continuous reverse drain current	I_{S}	0.52		А	
Pulsed reverse drain current	I_{SM}	3.2		А	
Diode forward	V_{SD}	1.0	1.4	V	$V_{\text{GS}} = 0 \text{ V}$ $I_{\text{F}} = 2.8 \text{ A}$
Reverse recovery time	t _{rr}	350		ns	$V_{\rm R} = 100 \text{ V}$ $I_{\rm F} = 2.8 \text{ A}$ ${\rm d}I_{\rm F}/{\rm d}t = 100 \text{ A/}\mu\text{s}$
Reverse recovery charge	Q_{rr}	2.5		μС	$V_{\rm R} = 100 \text{ V}$ $I_{\rm F} = 2.8 \text{ A}$ ${\rm d}I_{\rm F}/{\rm d}\ t = 100 \text{ A/}\mu\text{s}$



Test Circuit 1





Test Circuit 2




Application Circuit


Diagrams








Start-Up Hysteresis



Operation in Test Circuit 2

Start-Up Current as a Function of the Ambient Temperature



Overload Point Correction as a Function of the Voltage at Pin 3

