

**DIGITAL AUDIO MOSFET**

**IRLR4343PbF**


**IRLU4343PbF**

**IRLU4343-701PbF**

**Features**

- Advanced Process Technology
- Key Parameters Optimized for Class-D Audio Amplifier Applications
- Low  $R_{DS(ON)}$  for Improved Efficiency
- Low  $Q_g$  and  $Q_{sw}$  for Better THD and Improved Efficiency
- Low  $Q_{rr}$  for Better THD and Lower EMI
- 175°C Operating Junction Temperature for Ruggedness
- Repetitive Avalanche Capability for Robustness and Reliability
- Multiple Package Options
- Lead-Free

Key Parameters		
$V_{DS}$	55	V
$R_{DS(ON)}$ typ. @ $V_{GS} = 10V$	42	$m\Omega$
$R_{DS(ON)}$ typ. @ $V_{GS} = 4.5V$	57	$m\Omega$
$Q_g$ typ.	28	nC
$T_J$ max	175	°C



**Description**

This Digital Audio HEXFET® is specifically designed for Class-D audio amplifier applications. This MosFET utilizes the latest processing techniques to achieve low on-resistance per silicon area. Furthermore, Gate charge, body-diode reverse recovery and internal Gate resistance are optimized to improve key Class-D audio amplifier performance factors such as efficiency, THD and EMI. Additional features of this MosFET are 175°C operating junction temperature and repetitive avalanche capability. These features combine to make this MosFET a highly efficient, robust and reliable device for Class-D audio amplifier applications.

**Absolute Maximum Ratings**

	Parameter	Max.	Units
$V_{DS}$	Drain-to-Source Voltage	55	V
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	
$I_D$ @ $T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	26	A
$I_D$ @ $T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	19	
$I_{DM}$	Pulsed Drain Current ①	80	
$P_D$ @ $T_C = 25^\circ C$	Power Dissipation	79	W
$P_D$ @ $T_C = 100^\circ C$	Power Dissipation	39	
	Linear Derating Factor	0.53	W/°C
$T_J$	Operating Junction and Storage Temperature Range	-40 to + 175	°C
$T_{STG}$		—	
	Clamping Pressure ②	—	N

**Thermal Resistance**

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ③	—	1.9	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mounted) ④⑤	—	50	
$R_{\theta JA}$	Junction-to-Ambient (free air) ⑥	—	110	

Notes ① through ⑩ are on page 10

[www.irf.com](http://www.irf.com)

1

12/8/04

**Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**


	Parameter	Min.	Typ.	Max.	Units	Conditions
$\text{BV}_{\text{DSS}}$	Drain-to-Source Breakdown Voltage	55	—	—	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 250\mu\text{A}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	15	—	mV/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, \text{I}_D = 1\text{mA}$
$R_{\text{DS(on)}}$	Static Drain-to-Source On-Resistance	—	42	50	$\text{m}\Omega$	$\text{V}_{\text{GS}} = 10\text{V}, \text{I}_D = 4.7\text{A}$ ③
		—	57	65		$\text{V}_{\text{GS}} = 4.5\text{V}, \text{I}_D = 3.8\text{A}$ ③
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	1.0	—	—	V	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{I}_D = 250\mu\text{A}$
$\Delta \text{V}_{\text{GS(th)}}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-4.4	—	mV/ $^\circ\text{C}$	
$\text{I}_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	2.0	$\mu\text{A}$	$\text{V}_{\text{DS}} = 55\text{V}, \text{V}_{\text{GS}} = 0\text{V}$
		—	—	25	—	$\text{V}_{\text{DS}} = 55\text{V}, \text{V}_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$
$\text{I}_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	nA	$\text{V}_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100	—	$\text{V}_{\text{GS}} = -20\text{V}$
$\text{g}_{\text{fs}}$	Forward Transconductance	8.8	—	—	S	$\text{V}_{\text{DS}} = 25\text{V}, \text{I}_D = 19\text{A}$
$\text{Q}_g$	Total Gate Charge	—	28	42		$\text{V}_{\text{DS}} = 44\text{V}$
$\text{Q}_{\text{gs}}$	Pre-V <sub>th</sub> Gate-to-Source Charge	—	3.5	—		$\text{V}_{\text{GS}} = 10\text{V}$
$\text{Q}_{\text{gd}}$	Gate-to-Drain Charge	—	9.5	—		$\text{I}_D = 19\text{A}$
$\text{Q}_{\text{godr}}$	Gate Charge Overdrive	—	15	—		See Fig. 6 and 19
$t_{\text{d(on)}}$	Turn-On Delay Time	—	5.7	—	ns	$\text{V}_{\text{DD}} = 28\text{V}, \text{V}_{\text{GS}} = 10\text{V}$ ③
$t_r$	Rise Time	—	19	—		$\text{I}_D = 19\text{A}$
$t_{\text{d(off)}}$	Turn-Off Delay Time	—	23	—		$\text{R}_G = 2.5\Omega$
$t_f$	Fall Time	—	5.3	—		
$C_{\text{iss}}$	Input Capacitance	—	740	—	pF	$\text{V}_{\text{GS}} = 0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	150	—		$\text{V}_{\text{DS}} = 50\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	59	—		$f = 1.0\text{MHz}$ , See Fig. 5
$C_{\text{osss}}$	Effective Output Capacitance	—	250	—		$\text{V}_{\text{GS}} = 0\text{V}, \text{V}_{\text{DS}} = 0\text{V to } -44\text{V}$
$L_D$	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.)
$L_S$	Internal Source Inductance	—	7.5	—		from package and center of die contact ④


**Avalanche Characteristics**

	Parameter	Typ.	Max.	Units
$E_{\text{AS}}$	Single Pulse Avalanche Energy ②	—	160	mJ
$I_{\text{AR}}$	Avalanche Current ⑦	See Fig. 14, 15, 17a, 17b	A	mJ
$E_{\text{AR}}$	Repetitive Avalanche Energy ⑦			


**Diode Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_s @ T_C = 25^\circ\text{C}$	Continuous Source Current (Body Diode)	—	—	26	A	MOSFET symbol showing the integral reverse p-n junction diode.
	Pulsed Source Current (Body Diode) ①	—	—	80		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.2	V	$T_J = 25^\circ\text{C}, I_s = 19\text{A}, V_{\text{GS}} = 0\text{V}$ ③
$t_{\text{rr}}$	Reverse Recovery Time	—	52	78	ns	$T_J = 25^\circ\text{C}, I_F = 19\text{A}$
$Q_{\text{rr}}$	Reverse Recovery Charge	—	100	150	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ③







**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics



**Fig 4.** Normalized On-Resistance vs. Temperature



**Fig 5.** Typical Capacitance vs.Drain-to-Source Voltage  
[www.irf.com](http://www.irf.com)



**Fig 6.** Typical Gate Charge vs.Gate-to-Source Voltage

# IRLR/U4343PbF & IRLU4343-701PbF

International  
Rectifier




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 10. Threshold Voltage vs. Temperature







Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12.** On-Resistance Vs. Gate Voltage



**Fig 13.** Maximum Avalanche Energy Vs. Drain Current



**Fig 14.** Typical Avalanche Current Vs.Pulsewidth



**Fig 15.** Maximum Avalanche Energy Vs. Temperature

[www.irf.com](http://www.irf.com)

#### Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at [www.irf.com](http://www.irf.com))

1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 17a, 17b.
4.  $P_D(\text{ave})$  = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6.  $I_{av}$  = Allowable avalanche current.
7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as  $25^\circ\text{C}$  in Figure 14, 15).

$t_{av}$  = Average time in avalanche.

$D$  = Duty cycle in avalanche =  $t_{av} \cdot f$

$Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see figure 11)



$$P_D(\text{ave}) = 1/2 ( 1.3 \cdot BV \cdot I_{av} ) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$


$$E_{AS}(\text{AR}) = P_D(\text{ave}) \cdot t_{av}$$

# IRLR/U4343PbF & IRLU4343-701PbF


International  
Rectifier




**Fig 16.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs




**Fig 17a.** Unclamped Inductive Test Circuit




**Fig 17b.** Unclamped Inductive Waveforms




**Fig 18a.** Switching Time Test Circuit



**Fig 18b.** Switching Time Waveforms




**Fig 19a.** Gate Charge Test Circuit



**Fig 19b** Gate Charge Waveform

## D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)



### NOTES:

- 1.0 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- 2.0 DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- 3.0 LEAD DIMENSION UNCONTROLLED IN L5
- 4.0 DIMENSION D1 AND E1 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.0 SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 [.0127] AND .010 [.0254] FROM THE LEAD TIP.
- 6.0 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (.0127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 7.0 OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

SYMBOL	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	2.18	2.39	.086	.094		
A1		0.13		.005		
b	0.64	0.89	.025	.035	5	
b1	0.64	0.79	.025	.031	5	
b2	0.76	1.14	.030	.045		
b3	4.95	5.46	.195	.215		
c	0.46	0.61	.018	.024	5	
c1	0.41	0.56	.016	.022	5	
c2	0.46	0.89	.018	.035	5	
D	5.97	6.22	.235	.245	6	
D1	5.21	-	.205	-	4	
E	6.35	6.73	.250	.265	6	
E1	4.32	-	.170	-	4	
e	2.29		.090	BSC		
H	9.40	10.41	.370	.410		
L	1.40	1.78	.055	.070		
L1	2.74	REF.	.108	REF.		
L2	0.051	BSC	.020	BSC		
L3	0.89	1.27	.035	.050		
L4		1.02		.040		
L5	1.14	1.52	.045	.060		
φ	0°	10°	0°	10°		
φ1	0°	15°	0°	15°		

### LEAD ASSIGNMENTS

#### HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN


#### IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR
- 3.- Emitter
- 4.- COLLECTOR


## D-Pak (TO-252AA) Part Marking Information

EXAMPLE: THIS IS AN IRFR120  
WITH ASSEMBLY  
LOT CODE 1234  
ASSEMBLED ON WW 16, 1999  
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position  
indicates "Lead-Free"




OR



## I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- 1 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- 2 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 4 THERMAL PAD CONTOUR OPTION WITHIN DIMENSION b4, L2, E1 & D1.
- 5 LEAD DIMENSION UNCONTROLLED IN L3.
- 6 DIMENSION b1, b3 APPLY TO BASE METAL ONLY.
- 7 OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA.
- 8 CONTROLLING DIMENSION : INCHES.

LEAD ASSIGNMENTS


HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN


SYMBOL	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	2.18	2.39	0.086	.094		
A1	0.89	1.14	0.035	0.045		
b	0.64	0.89	0.025	0.035		
b1	0.64	0.79	0.025	0.031	4	
b2	0.76	1.14	0.030	0.045		
b3	0.76	1.04	0.030	0.041		
b4	5.00	5.46	0.195	0.215	4	
c	0.46	0.61	0.018	0.024		
c1	0.41	0.56	0.016	0.022		
c2	.046	0.86	0.018	0.035		
D	5.97	6.22	0.235	0.245	3, 4	
D1	5.21	-	0.205	-	4	
E	6.35	6.73	0.250	0.265	3, 4	
E1	4.32	-	0.170	-	4	
e	2.29		0.090 BSC			
L	8.89	9.60	0.350	0.380		
L1	1.91	2.29	0.075	0.090		
L2	0.89	1.27	0.035	0.050	4	
L3	1.14	1.52	0.045	0.060	5	
Ø1	0'	15'	0'	15'		

## I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120  
WITH ASSEMBLY  
LOT CODE 5678  
ASSEMBLED ON WW 19, 1999  
IN THE ASSEMBLY LINE "A"  
Note: "P" in assembly line  
position indicates "Lead-Free"




OR




## D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



**NOTES :**

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



**NOTES :**


1. OUTLINE CONFORMS TO EIA-481.

# IRLR/U4343PbF & IRLU4343-701PbF

International  
**ICR** Rectifier

I-Pak Leadform Option 701 Package Outline ⑨

Dimensions are shown in millimeters (inches)



- 1-. GATE
  - 2-. DRAIN
  - 3-. SOURCE
  - 4-. DRAIN

## NOTES:

- 1.0 CONTROL DIMENSIONS IN INCHES  
2.0 PARALLELISM AND ANGULARITY MAX. 0.076 (0.003)  
3.0 LEADFORM CRITICAL DIMENSIONS DOUBLE RINGED

## Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
  - ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.93\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 19\text{A}$ .
  - ③ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
  - ④ This only applies for I-Pak,  $L_S$  of D-Pak is measured between lead and center of die contact
  - ⑤  $R_\theta$  is measured at  $T_J$  of approximately  $90^\circ\text{C}$ .
  - ⑥ Contact factory for mounting information
  - ⑦ Limited by  $T_{jmax}$ . See Figs. 14, 15, 17a, 17b for repetitive avalanche information
  - ⑧ When D-Pak mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994
  - ⑨ Refer to D-Pak package for Part Marking, Tape and Reel information.

Data and specifications subject to change without notice.  
This product has been designed for the Industrial market.  
Qualification Standards can be found on IR's Web site.

# International **IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 12/04

[www.irf.com](http://www.irf.com)

Note: For the most current drawings please refer to the IR website at:  
<http://www.irf.com/package/>